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Since the advent of radar before World War n, the success of modern warfare has
depended on the ability of a system to process "... electronic signals to detect, localize,
attack, and counter increasingly sophisticated threats." [RICE 90, pp. 1-2] The more
sophisticated the system, the more complex the signal processing requirements. Not only
does the complexity depend on the number of operations to be performed, but also oh the
time interval available for completion [BET JANGER 84, pp. 3]. Within the realm of
modern warfare, milliseconds can be the difference between survival or death. The
ability to quickly interpret and disseminate incoming target data provides the user a
discernible edge during today's modern warfare.
No longer does the Navy need to rely upon electro-mechanical processors. The
development of data transducers and the advent of multi-processors allow electrical signals
to be processed in real time using digital methods [BELLANGER 84, pp. 4-5]. But, if
digital signal processing machines are to operate in real time, they must operate at a rate
which is closely related to the sampling frequency of the signals.
The AN/UYS-2 Enhanced Modular Signal Processor is utilized in many different
signal processing applications, from the acoustic system on a P3-C "Orion" aircraft to the
BSY-2 Sonar Suite on the SSN-21 "Seawolf" class submarine. Although different
configurations are possible, the search mission drives the envelope of the processing
system. The United States' Navy's signal processing requirements have been increasing
since the advent of electronics conception in the early part of the twentieth century and
"... are expected to increase tenfold within the next ten years." [RICE 90, pp. 2]
The AN/UYS-2 is meant to provide the United States' Navy with a standard,
programmable, modular, multi-processor capable of meeting the digital signal processing
requirements into the twenty-first century. Yet, modifications will be required if it is to
maintain its goal.
A. BACKGROUND
The innovation of new weapon platforms, led by Autonomous Underwater Vehicles
and Remotely Piloted Vehicles, and the advancement of weapon technology requires an
intelligent stand-alone programmable multi-processor.
"To achieve high performance in a processor specialized for signal processing, the
need to depart from the simplicity of von Neumann computer architectures is axiomatic.
"
[LEE 87, pp. 24]
1. AN/UYS-2 Design Theory
Parallel computations that exist in signal processing can be naturally
represented as data-flow graphs. The data-flow approach was first presented by Karp,
and it has since been expanded by many including Dennis and Watson [KARP 66, pp.
1390-1411, DENNIS 80, pp. 48-56, WATSON 82, pp. 51-57]. These graphs not only
describe the dependencies between different parts of the computation required in an
application, but also provide built-in scheduling and synchronization.
While data-flow techniques have been applied to digital signal processing since
its earliest days, Navy sensor systems have continued to employ a control-flow method
until the AN/UYS series development during the 1980's [LEE 90, pp. 333, RICE 90, pp.
2]. Time-line control, in which a single control signal generates program execution and
provides the output, characterizes a control-flow architecture. Multi-thread control flow
architectures are achievable by use of more than one control signal, though it is difficult
to develop programs that mold themselves to this simplified structure.
Data-flow representation of digital signal processing algorithms provides a
natural exploitation of concurrence [LEE 90, pp. 333]. Typical data-flow algorithms
execute a task based upon the availability of input data and machine resources, thereby
enabling the data to exist only between its production and consumption and eliminating
the need for a distinct program counter [RICE 90, pp. 2].
A distinction must be made between large-grain and fine-grain data-flow
architectures. Fine-grain architectures have their uses in Very Large Scale Integration
as documented by Koren, Silberman, and Dennis [DENNIS 80, pp. 48-56, KOREN 83,
pp. 335-337]. But, the use of fine-grain data-flow within the modular design of the
AN/UYS-2 would produce unreasonable communication overheads. Therefore, the
AN/UYS-2 is built around the large-grain data-flow architecture approach. Due to the
generality of the data-flow paradigm, it can be used to specify and exploit the parallelism
at the instruction level as well as at the task level [BROBST 87, pp. 40-45, SAWKAR
83, pp. 344]. The theoretical foundation for consistency of such representations has been
well studied by Lee, Karp, and Miller [LEE 87, pp. 24-35, KARP 66, pp. 1390-1411].
The focus of this work is on task-level parallelism in such applications expressed using
data-flow graphs. Such computations are also classified as pipelined Junction-parallel
computations and synchronous data-flow computations [LEE 87, pp. 24-35]. However,
the machine must provide mechanisms to manage the data that flows through the graph
and to capture the intrinsic scheduling and synchronization.
The AN/UYS-2 utilizes a distributed run-time operating system which
implements a hybrid control-flow/data-flow architecture by utilizing the data-flow
technique at the task level and the control-flow approach at the elementary processing
level [POPS 89, pp. 2-9, RICE 90, pp. 2]. This helps to minimize the communication
costs involved while providing efficient elementary level execution.
2. AN/UYS-2 Design Problems
The mechanisms involved in managing graph data flow, intrinsic scheduling,
and synchronization, typically operating at run-time, result in overheads that lead to
suboptimal performance.
The non-deterministic (first-come-flrst-served) scheduling strategy used by the
AN/UYS-2 will not be able to maintain throughput with the rapidly increasing data-flow
graph bandwidth.
Increasing sensor system complexity compounded by decreasing allowable
reaction time is likely to degrade the AN/UYS-2 capabilities considerably.
B. OBJECTIVES
Since the AN/UYS-2 utilizes a non-real-time strategy to schedule the application's
nodes to free processors, this thesis investigates a robust, compile-time technique that
supports a simple run-time mechanism to improve throughput and predictability in the
AN/UYS-2 architecture including:
• Investigation of Digital Signal Processing (DSP) requirements
• Development of a compile-time algorithm for graph restructuring
• Design and implementation of an AN/UYS-2 software simulator
• Performance evaluation and comparison of the existing and proposed scheduling
algorithms [POPS 90, pp. 6-3].
A compile-time approach is possible in DSP due to the tremendous amount of
information that is known about each task. It simplifies the application developer's task
and results in no change to the run-time mechanism.
C. THESIS ORGANIZATION
Chapter n describes the architecture of the AN/UYS-2 in detail and discusses the
program interface. The modular design and actual components are elaborated. Chapter
HI studies the requirements of signal processing applications, examines the current
AN/UYS-2 scheduling strategy, and proposes a deterministic scheduling approach. C+ +
code for the deterministic algorithm is provided. A simple graph is scheduled as an
example. Chapter IV describes the simulator constructed for this thesis and its
limitations. Background information and simulator specifics, including coding techniques,
axe also provided. Chapter V analyzes the performance of the non-deterministic and
deterministic algorithms by utilizing two key signal processing examples. Chapter VI
provides a summary of the overall work, and gives recommendations for future expansion
and improvement.
n. ARCHITECTURE AND PROGRAMMING OF THE AN/UYS-2
This chapter describes the architecture of the AN/UYS-2 in detail and discusses how
the AN/UYS-2 is programmed to achieve its desired results. The data-flow principle is
examined from the view point of the modular components.
A. ARCHITECTURE
Different DSP applications have specific processing requirements. The Navy's
diverse operating environment, stringent operational tempo, and sundry weapon platforms
contribute heavily towards the requirement for a modular based design. In addition,
specific reliability criteria required in today's weapon systems are easier to implement and
maintain in a modular system. Within the last twenty years, "... substantial reductions
in the cost of digital computation have occurred accompanied by an improvement in
performance, speed, memory capacity, and ease of programming ..." making modular
design even more attractive [BEAUCHAMP 79, pp. iv]. Rapidly changing hardware
technology and DSP requirements are easier to implement in a modular design. The
AN/UYS-2 architecture provides for many modular machine configurations, tailoring
itself to a set application, while maintaining a cohesiveness and implementation ease as
an overall system. [POPS 90, pp. 2-6].
The AN/UYS-2 comes packaged in two Standard Electronic Module (SEM) type
implementations which enable the unit to be configured for either ship based or aircraft
mounting. The standard SEM "B" cabinet format and the smaller SEM "E" format which
optimizes the unit with regards to size and weight, making it ideal for aircraft
dissemination. Within each SEM class, the AN/UYS-2's components are constructed on
very high speed integrated circuit cards. Specific hardware implementation is documented
by Rice. [RICE 90, pp. 4-7]
1. Modularity
The AN/UYS-2's modular design is based on six functional element (FE)
types: the Scheduler (SCH), the Arithmetic Processors (AP's), the Global Memories
(GM's), the Input/Output Processors (lOP's), the Command Program Processor (CPP),
and the Input Signal Conditioner's (ISC's); and two data paths: the Control Bus (CBUS)
and the Data Transfer Network (DTN) as shown in Figure 1. These six FE types can be
fused into any combination as long as the requirements specified in Table I are
maintained, thereby enabling the AN/UYS-2 to be tailored to a specific application
[APPUC 90, pp. 2-3]. Each FE performs certain system tasks. The AN/UYS-2 layout
enables the incorporation of new FE's into the modular structure as long as the
communication interface to the DTN and CBUS remains constant.
These modular FE's perform parallel computation by associating "... each step
of the algorithm with a node of a directed graph." [KARP 66, pp. 1390] As data for
these nodes becomes available, each node must be scheduled to execute on an AP. This
is accomplished by the scheduler. The actual programming approach is discussed later
in this chapter.
Figure 1: The AN/UYS-2 Architecture
Table I: FUNCTIONAL ELEMENT REQUIREMENTS
Minimum Maximum
Number of AP's 1 59 - IOP's - ISC's
Number of GM's 1 30
Number of SCH's 1 1
Number of IOP's 1 OR 59 - AP's - ISC's
Number of ISC's 1 59 - AP's - ISC'S
Number of CPP's 1 1
Total Number 5 63 *
a. The Scheduler
The SCH performs the node scheduling operation of matching a ready
node to a free AP by maintaining four tables:* the ready-node list, the free processing
element (PE) list, the node status table, and the queue-to-node table [RICE 90, pp. 4,
POPS 90, pp. 6-3]. The SCH receives queue information from the GM's. As queues
exceed threshold levels, the GM's send queue over threshold messages to the SCH via
the CBUS. Since the SCH also receives AP availability information via the CBUS, when
all of a graph node's queues are over threshold, it then attempts to match free AP's to
ready graph nodes. If a match is successful, and that graph node is not currently
executing, scheduling data is sent to the GM's in the form of a message via the Control
Bus (CBUS); and the database tables are updated to reflect the match. If a match is
unsuccessful, the node status table and ready node list are updated to indicate the new
ready node. When an AP indicates to the SCH that it is Ready For Instruction Stream
(RFIS), the SCH checks the ready node list for nodes ready to execute and assigns one
to the now available AP. [POPS 90, pp. 6-3]
b. The Global Memories
The GM provides the data storage for the AN/UYS-2 and executes
memory management primitive functions. Each Processing Graph Methodology (PGM)
queue, discussed later in this Chapter, is allocated to a GM for storage, and that GM
maintains that queue's state information. Queue state information consists of read,
produce, consume, and threshold quantities, queue size, and a queue identification
number. When a queue exceeds threshold or capacity values, or returns under threshold,
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the GM's notify the SCH via the CBUS. Upon receiving instructions from the SCH, the
GM's send the appropriate execute messages to the AP's and IOP's via the CBUS and
DTN. The GM's maintain the control variables and node information necessary for the
AP's to execute the node successfully. After the AP has completed node breakdown and
informed the GM, the GM consumes the input data involved by freeing the storage
previously used by those queues and notifies the SCH of the current queue level. [POPS
90, pp. 7-9]
c. The Arithmetic Processors
After the SCH sends the node execute instruction to the GM's, the GM's
relay the information, by another message via the CBUS, to an AP. The AP then
executes the actual signal processing primitives. The message from the GM's contains
all of the required information for the AP to read the necessary queue data from the
GM's (set-up), execute the designated primitives, and write the output queue data back
to the GM's (breakdown). The AP's consist of an Arithmetic Unit (AU) and a Control
Unit (CU); consequently, three nodes can be associated with an AP at any one time:
• The first node being setup within the CU
• The next node executing within the AU
• The third node performing breakdown within the CU.
When the AP has completed execution of its current node and setup of its next node, it
notifies the SCH via the CBUS that it is ready to process the following node. The ability
of the CU to concurrently perform setup and breakdown on distinct nodes and to notify
the SCH without the AU's knowledge helps to increase the concurrence involved with
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minimum loss of through-put due to the non-availability of resources. [RICE 90, pp. 5,
POPS 90, pp. 9-8]
d. The Input/Output Processors
The IOP's provide for raw digitized sensor data input and processed data
output from the AN/UYS-2 by buffering and formatting the input and output data to
synchronize the different external device data rates with the internal network. Upon
arrival of sufficient external data as determined by input buffer size, the IOP's dispatch
the input data to the GM queues after an amount specified by the application programmer
is received. The IOP's receive the output data from the GM's and redirect it to the
external world. [POPS 90, pp. 8-1]
e. The Input Signal Conditioner
In addition to performing the same functions as the IOP's, the ISC's
perform signal conditioning operations to reduce input data bandwidth and generates
output for sensor control. The ISC's are capable of performing analog-to-digital
conversions during the input/output process. [POPS 90, pp. 10-1]
2. Cohesiveness
Despite the modularity of the AN/UYS-2, key elements of its structure mold
it into a cohesive unit. The cohesiveness is built around the ability of the modules to
communicate and interact with each other. The communication among FE's occurs over
the Data Transfer Network and Control Buses. All interaction between the user and the
AN/UYS-2 occurs in the Command Program Processor.
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a. Control Buses
The FE built-in-test control bus (BITCBUS) provides a means with which
the Command Program Processor (CPP) can test the AN/UYS-2 system, and the CBUS
provides the main means by which the modular FE's communicate short messages of
data-flow control information [RICE 90, pp. 5].
b. Data Transfer Network
The DTN provides for up to 16 simultaneous, asynchronous,
unidirectional 32-bit data transfers among FE's by continuously polling the data sources.
When a source requests a transfer to a destination that is not already receiving data, the
DTN path is established and the transfer conducted. Possible DTN configurations include
2, 4, 8, or 16 input and output ports; each port can have up to four further
disseminations. [POPS 90, pp. 4-1]
c. Command Program Processor
The CPP provides the glue that holds the entire AN/UYS-2 architecture
together. The CPP acts as the overall control unit for the AN/UYS-2 by performing the
following functions:
• Data-flow graph management
• Tactical interface
• Input/output configuration control
• System performance monitoring [POPS 90, pp. 5-1].
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B. Programming
New programming methodologies are required for data-flow architectures because
data-flow computers depart from conventional architectures [DENNIS 83, pp. 331]. The
AN/UYS-2 is programmed using the Enhanced Modular Signal Processor Common
Operational Support Software, which refers to the implementation of the PGM on the
AN/UYS-2 [POPS 90, pp. 2-8, ECOS 89, pp. 1-35].
1. Graphical Interface
The PGM yields a convenient means of writing application software without
concern for the specific architecture of the machine on which it would run [PGMTUT 90,
pp. 1-1]. The PGM provides the application programmer with a high level graph
oriented language, provides a method of translating these graphs into load modules that
the AN/UYS-2 can recognize, and furnishes a run-time support environment which
expands graph realizations and manages execution of graph instances [APPLIC 90,
pp. 2-5].
A PGM application consists of a directed, acyclic graph with nodes
representing large grain computations called primitives, which are chosen from a self-
contained library of signal processing functions. A simple example PGM appears in
Figure 2. The edges of the graph represent queues which receive data from the source
primitive and supply data to the destination primitive. Conversion of the PGM
description into a executable data-flow graph entails only specifying the read, produce,
consume, and threshold values. The AN/UYS-2 is designed to run several signal


















Figure 2: A Sample PGM Graph
may be running at the same time. The graph is loaded into the AN/UYS-2 by the CPP
prior to graph initialization.
2. Graph to Program Conversion
Since the AN/UYS-2 is unable to recognize the PGM graph directly as shown
previously in Figure 2, the graph must be converted to a key-word program. This
conversion is typically performed by machine utilizing the guidelines supplied in the
Application Programmer User Manual [APPLIC 90, pp. all]. A possible program for the
graph of Figure 2 appears in Figure 3. The node primitives that appear within the nodes
are documented in the primitive library [PRIMLIB 90, pp. all]. The name of the graph
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is specified along with its external input and output queues. Constants are then initialized
followed by a description of all queues and nodes. A queue is described by a name
followed by a ":" and a type name. A node is completely described by a name,
primitive, input queues "prim_in", and output queues "prim_out." The constructed
program is then loaded into the AN/UYS-2 and executed by the CPP following the data-
flow paradigm.
%graph (SamplePGMGraph
INPUTQ=Hydrophone : fixed (1)
OUTPUTQ=BeamOutl,BeamOut2 : int)
%GIP scan : int initialize to 4096
%Queue (FHyd : dfloat)
%Queue ([1..2]Rep : dfloat)
%Node (BeamForm
primitive=BFR_FREQ




prim_in=l , 2 , FHyd threshold=l










prim__in=scan f [2]Rep threshold=scan
prim_out=BeamOut2
%endgraph
Figure 3: Converted PGM Program
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HI. SCHEDULING OF PGM ON THE AN/UYS-2
This chapter diagrams the specific scheduling of PGM on the AN/UYS-2 by
examining the signal processing requirements and the methods of resource allocation.
The current First-Come-First-Served (FCFS) implementation and the proposed real-time
scheduling algorithm are examined in detail.
A. SIGNAL PROCESSING REQUIREMENTS
Due to DSP's concurrency and high throughput requirements, large-grain data-flow
programming models can be used effectively to exploit the intrinsic parallelism [PARHI
88, pp. 178]. General data-flow processing requires a direct hardware implementation
of the data-flow paradigm [GURD 85, pp. 34-52, BROBST 87, pp. 40-45]. This results
in unmanageable overheads. However, for specific classes of applications, such as signal
processing, data-flow can be managed very efficiently at the macro level to obtain
significant performance improvement. This is due to the ability of representing digital
signal processing applications as synchronous data-flow graphs [LEE 87, pp. 24].
Executing data-flow descriptions of DSP's applications on parallel processors
requires decisions about allocation, ordering, and data movement. In the AN/UYS-2
context, allocation refers to the assignment of PGM nodes to resources. GM's and AP's
constitute the majority of the resources. Ordering relates the node assignment and
execution sequence on these resources. Data movement reflects the method and amount
of data internally transferred in between executions. Since large-grain data-flow
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architectures inherently possess a high decision making overhead, the data-flow principle
must be allowed to take effect in order to capture the concurrency and minimize the
decision making overhead. Synchronous applications assist in limiting this overhead.
The three properties of these applications that make this possible are availability of a
priori, knowledge of the amount of data produced and consumed, known function
execution times, and negligible use of conditionals and recursion. [LEE 87, pp. 25-31]
1. Desirable Characteristics In Execution
In real-time signal processing applications, the principle requirements are
predictability and performance as measured by throughput. An additional characteristic
imposed by the AN/UYS-2 is on-line reconfiguration. Since the AN/UYS-2 is a data-
flow architecture, this predictability is critical in Navy sensor systems. Given the non-
determinism of large-grain data-flow model and a set number of available resources for
computational assignment, how can deterministic, rate-optimal through-put be guaranteed?
While this question has spawned complete design environments like Gabriel, designed by
Lee, the answer undoubtedly lies in resource allocation [LEE 89, pp. 333-335]. Efficient
resource allocation and low communications overhead lead to the high through-put,
deterministic output required by DSP.
2. Resource Allocation
Resource allocation forms the basis of the system designer's dilemma. Based
on how a graph node and arc attributes are used at compile time and how much control
information is generated to aid the run-time mechanisms, data-flow scheduling
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implementations can be classified over a spectrum that ranges fromfully-dynamic through
fully-static. Although allocation can be fully-dynamic\ self-timed, static, or fully-static,
typical designs utilize a combination of these allocation methods. Fully-dynamic
allocation performs all scheduling of nodes at run time based on the readiness of inputs.
In self-timed allocation systems, the compiler determines the order of node execution and
allocates resources, but the firing is determined at run-time by data arrival. Static node
allocation involves the assignment of a node to a processor, but the order of execution
is left up to the run time scheduler based on the node's inputs. In fully-static allocation,
the compiler determines the exact firing time, assignment, and ordering of nodes based
on that node's predicted behavior. [LEE 90, pp. 333-334]
Quasistatic scheduling methods are based on ordering memory accesses by
blending the static and self-timed methods into a hybrid solution that supports Von
Neumann Architectures without the need for specifically designed data-flow machines.
Quasistatic scheduling maintains the ordering of nodes on processors while preserving the
ordering of accesses to other shared system resources. Since quasistatic scheduling
incorporates self-timed methods, node execution time can vary without affecting the
results. Lee et al. have proposed utilizing hardware semaphore to overcome the high
communication overheads generated by quasistatic methods [LEE 90, pp. 334-338].
Many different processor allocation schemes have been proposed that are
inadequate for actual data-flow systems [DAVIS 79, pp. 1079-1086, ARVIND 80, pp.
7-14, MUNDELL 81, pp. 156-157]. Systems like Gabriel, characterized by Lee, utilize
compile time static resource assignment and work well on sequential data-flow graphs,
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whose very nature enables nodes to be scheduled at compile time rather than run time,
relying on the graph structure for enforcement. Periodic Admissible Parallel Schedule
(PAPS), also proposed by Lee, assumes sequential data-flow and establishes precedence
links between nodes in the graph and synchronizes these links at every graph instance
[LEE 87, pp. 25-28]. Quasistatic methods ensure run time enforcement by utilizing
dynamic control [LEE 87, pp. 25-28]. While algorithms proposed by Ho and Irani
maintain concurrency, they do not guaran.ee deterministic throughput [HO 83].
As mentioned previously, the AN/UYS-2 possesses several sets of resources:
the AP's, GM's, IOP's, ISC's, DTN, and CBUS. IOP's and ISC's are hardwired into
a certain configuration for the external world. GM's are allocated at compile time when
the graph is initiated, and are assigned based solely on the graph queue structure with all
input queues associated with a node being assigned to the same GM if possible. AP's are
allocated to execute specific graph nodes by the scheduler as they become ready on a
first-come-first-served basis at run time. The DTN and CBUS are configured and
hardwired for its specific structure during assembly, but individual messages are not
allocated to it until run time. [POPS 90, pp. 3-8]
B. FIRST-COME-FIRST-SERVED SCHEDULING
The simple nature of the SCH is motivated by the requirements that it should not
be a bottleneck, that it should maintain a high and balanced AP utilization, that it should
incorporate multiple applications simply, and that it should behave well during
reconfiguration. The SCH implements First-Come-First-Served (FCFS) scheduling by
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maintaining a database consisting of PGM graph node and AP information. Available
AP's are matched with ready nodes on a continuing basis, interrupted only by user
reconfiguration of the system. If the SCH is unable to execute a match, either due to no
free AP's or no ready nodes, then the SCH maintains a free AP list and a ready node list.
The SCH matches the elements from the lists together in the same FCFS manner as they
become available.
1. Advantages
The simplicity of FCFS scheduling earns it the designation as the most
attractive scheduling algorithm. The FCFS scheduling algorithm's low run-time overhead
costs also lends itself to the AN/UYS-2. This simple algorithm ensures close to the
maximum possible AP utilization since nodes are sent to AP's as soon as they become
available.
2. Disadvantages
The major disadvantage within the AN/UYS-2 scheduling arises from
unpredictability in EMSP output arrival. The dynamic assignment of AP's to ready nodes
suffers from the following intrinsic disadvantage when data arrives periodically from the
external world. The nodes that depend only upon the receipt of external data get ready
for execution, and therefore enter the ready list at a rate which is independent of the other
nodes. If the graph latency is longer than the data arrival period, nodes in the lower
portion of the graph get ready after nodes in the upper portion. Since the machine
follows a FCFS node to AP assignment strategy, the top nodes execute at a higher rate
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than the nodes lower down in the graph. The lower graph nodes' execution will catch
up only as the upper nodes' output queues exceed capacity and prevent the top nodes
from entering the ready list. As a result, processed output data arrives unpredictably
leading to the possibility of intolerable delays and insufficient buffer space especially
under high loads. This non-uniformity in output arrival arises because the task-level data-
flow mechanism does not allow any mechanism to control the input nodes [SHUKLA 91,
pp. 222-231]. It will be present when the resource allocation at all stages of the parallel
machine is not coupled to the input data arrival and has been observed due to FCFS
scheduling [SHUKLA 91, pp. 222-231].
3. A Simple Example
The PGM graph shown in Figure 4, a simple graph with six nodes whose AP
execution time are shown inside the vertices, can be used to demonstrate FCFS
scheduling. For simplicity, we neglect the set-up and break-down times associated with
each node. Consider that an AN/UYS-2 with two AP's, each of which has a processing







Assume, for simplicity of explanation, that data arrives at this exact rate. A possible
resulting order of execution utilizing FCFS scheduling is documented in Table II. The
non-uniformity that exists in the instance completion times is inherently obvious in this
table by examining the clock cycles for node "f." It should be noted that this is only one
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Figure 4: A Simple PGM Graph
possible FCFS scheduling order. Different orders are possible due to set-up and
breakdown delays affecting the node arrival order at the SCH.
C. REVOLVING CYLINDER SCHEDULING
While the simple dispatcher works quite well as a run-time mechanism, it does not
yield easily to compile-time analysis. This technique restructures the graphical application
description by performing compile-time analysis of the application execution profile.
Given a graph, it is possible to systematically determine whether it can be mapped on a
certain number of AP's while satisfying the required data rates. It can be proved that the
graph can be scheduled (ignoring overheads) such that the consecutive graph instances are
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Table II: EXECUTION OF 36 CYCLES UTILIZING FCFS SCHEDULING
Cycle API AP2 Cycle API AP2 Cycle API AP2
1 al L 13 b3 e2 25 e4 b5
2 bl cl 14 d3 c3 26 c5 e5
3 dl cl 15 d3 c3 27 c5 e5
4 dl el 16 e3 f2 28 d5 e5
5 L el 17 e3 f2 29 d5 e5
6 a2 el 18 e3 a4 30 f5 f4
7 b2 el 19 e3 b4 31 f5 f4
8 c2 fl 20 f3 d4 32 a6 L
9 c2 fl 21 f3 d4 33 c6 b6
10 d2 e2 22 e4 c4 34 c6 e6
11 d2 e2 23 e4 c4 35 d6 e6
12 a3 e2 24 e4 a5 36 d6 e6
separated by a time equal to the total execution time of the PGM divided by the number
of AP's. Since the AP-'s will be fully utilized, this time corresponds to the maximum
throughput rate. The key idea in the Revolving Cylinder (RC) assignment is that
inserting delays in the PGM can produce a graph with better throughput. The idea behind
RC scheduling can be traced back to algorithms for overlapping complex operations on
pipelined processors [RAU 82, pp. 131-139, SHUKLA 91, pp. 222-231].
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1. Implementation
RC scheduling recommends when a graph node should be scheduled, but
choosing the AP to schedule it on is left to the run-time dispatcher. This enables the
actual scheduling to remain dynamic. Assume that there is a cylinder whose
circumference is the sum of all of the nodes' execution times divided by the number of
AP's in the AN/UYS-2 structure. The idea is to schedule the graph such that it wraps
around the cylinder, thereby causing its end to meet its beginning. The separation of
beginning from end has the effect of a divide-by-circumference counter every time the
beginning meets the end.
Each slot in the cylinder is of width equal to the smallest size node in the
graph. For each node in the graph, starting with the top and working towards the
bottom, attempt to schedule the node at its earliest start time. If it can not be inserted at
that time, delay the start time by the width of a slot and repeat until it can be inserted.
Adjust the earliest start time of all descendants of that node and repeat the above sequence
with the next node as the top node in the graph. This ensures that maximum cylinder
usage will result when the cylinder is filled by these algorithms shown in Figure 5.
Once all nodes have been inserted into the cylinder and the cylinder is full,
assign dependencies to the nodes based upon their location in the cylinder. For each
entry relegated to an AP in the cylinder, if there are other nodes assigned to the same AP
with the same index and the node higher up in the cylinder is not an ancestor of the
other, then create a dependency from the higher node to the lower. This algorithm is
shown in Figure 6. Figure 7 shows a possible restructuring resulting from these
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procedure Assign_RC(G,P) ; /*G is a directed acyclic graph*/
/*P is the number of AP's*/
q «- topological sort(G) ;/*0(e) , q is a queue*/
for all nodes n i
estfnjj «- 0; /*est is the earliest start time*/
circumference «- 0;
for all nodes n L
circumference «- circumference + w(ni ) ;
/*w(nL ) is the size of the node nA*/
circumference «- f (circumference/ P)"| ;
while q is not empty
temp «- remove_top(q)
;
if sufficient space available in cylinder
t «- schedule_node(temp, est (temp) , cylinder);
for all descendants of temp
est(descendent) «-max(est(descendent) / t + w(temp) ;
else
cylinder «- increase_cylsize(cylinder, circumference ,w)
end (if)
end (while)
headofdepqs «- create_deps (cylinder, circumference, w)
;
procedure schedule_node (temp , t , cylinder)
scheduled * false;
while not scheduled
Attempt to insert at time t' = t mod circumference;




t' <- (f + w(temp)) mod circumference;
end (while)
Figure 5: An Algorithm to Perform RC Assignment
algorithms in the graph of Figure 4. It should be noted that different schedules which
sustain the maximal load could be obtained for any graph. Not all of the dependency
delays represented by the slim arrows will be generated by the algorithms. Any
assignment of nodes on the surface of the cylinder such that no node is preempted, and
no two nodes are mapped to the same square is valid. Actual code implementation for
the RC algorithms presented is given in Appendix A.
26
procedure Create deps(cyl,circum, width)
;
for all AP(i) Ts
t «- 0;
while t < circum
t' «- 0;
while t' < circum
if ((index(cyl[i][t]) = index (cyl [ i] [f and
(cyl[i] [t] is not an ancestor of cyl[i][t'])
and (a dependency does not already exist here)
)
add a dependency for cyl[i][f to cyl[i][f ];
t» «- t' + width;
end (while)
t «- t + width;
end (while)
end (for)
add a dependency from a cyl[i] [circum] to every input node
return pointer to the head of the list of dependencies
Figure 6: An Algorithm to Assign Dependencies
Figure 7: A Possible Restructured PGM
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Implementation of the RC database and its incorporation into the AN/UYS-2
requires minimal code modification. The only addition to the SCH code involves function
calls to set, adjust, and verify the tokens used to represent the dependencies. When the
originating node of a dependency is due to be scheduled, the token associated with that
node in the dependency list is incremented one unit. Conversely, when the destination
node of a dependency is ready to be scheduled, the token with that node in the
dependency list is decremented one unit. Forward graph dependencies are initially set to
zero, and backward graph dependencies are initially set to one. This enables the initial
nodes to execute at least once prior to being inhibited by dependencies. The token code
is provided in Appendix A and the SCH code modifications in Appendix F.
2. Advantages
The availability of multiple schedules which could sustain the same throughput
has an important advantage with respect to the AN/UYS-2: nodes can be grouped together
on the surface of the cylinder so as to introduce optimization to minimize the loss of AP
cycles due to such overheads as set-up and break-down times. There are several other
advantages of this node-AP assignment if a compile-time technique can be found to
enforce it on the scheduler run-time mechanism:
• Compile-time analysis of whether the machine will meet the required data rate
becomes easy.
• Since the nodes are associated with AP's at compile-time, it becomes possible to
take into consideration optimization such as chaining. For example, although it is
possible to assign nodes in the above example in several ways, the assignment
shown enables chaining nodes {a,b,c,d} together and chaining nodes {e,f} together
to minimize the set-up and breakdown overheads.
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• Once it has been determined which nodes are to be chained, the data queues can be
allocated to GM's so that the GM contention is minimized.
• There is no non-uniformity in the output generation.
3. Disadvantages
Since RC scheduling keeps track of more node relationship information, there
is an immediately higher overhead in this area. But, this overhead can be absorbed by
node chaining as discussed in Chapter VI. The requirement for the scheduler to support
on-line reconfiguration, typically performed by the operator by replacing one or more
branches of the PGM graphs, is difficult to implement without significantly increasing the
complexity of the RC algorithms. Yet, this appears to be feasible at the macro-language
level and is an important aspect of this approach deeming further investigation.
*
4. A Simple Example
A RC schedule for the graph of Figure 6 is shown in Table HI. After every
six clock cycles, another instance of the modified graph can be overlapped with the
preceding instance. Since the latencies for the RC algorithm are absorbed by the during
the first six cycles of execution as the cylinder fills, the sporadic latencies shown
previously in Table II for the FCFS assignment are eliminated and a uniform output rate
is generated.
The remainder of this thesis concentrates on developing a simulator which
implements the AN/UYS-2 architecture, and on analyzing the performance of the
Revolving Cylinder assignment algorithm.
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Table III: RC ASSIGNMENT SCHEDULE FOR SAMPLE PGM GRAPH
Cycle # (i > 1) API AP2
6i - 5 a(i) e(i-l)
6i - 4 b(i) e(i-l)
6i - 3 c(i) f(i-D
6i - 2 c(i) f(i-l)




This chapter examines the structure of the AN/UYS-2 simulator including the
language chosen and method of implementation.
A. IMPLEMENTATION
Before the simulator could be developed, the method ofPGM representation for the
simulator needed to be determined. Implementation of PGM on the simulator consists
of maintaining only the key elements of the graph. The actual operation of the AN/UYS-
2 in terms of DSP was not implemented. Figure 8 provides the recognizable simulator
input, neglecting the columnar headings, for the PGM graph of Chapter m, Figure 4.
The graphical description should be located in an American Standard Code for
Information Interchange (ASCII) file 'graph.' Data structure for the graph of Figure 8
consists of two parallel queue structures: a node queue, which contains pointers to its
input and output queues, and a queue queue thereby yielding the tree-like structure shown
in Figure 9. The gnodes, 'a' through T , shown in Figure 9 contain all of the node
information listed in Figure 8, and the gqueues, ' 1 ' through '9' , contain all of the queue
information documented in Figure 8. The arrows shown in Figure 9 represent pointers
which relate the graph infrastructure. Actual code implementation for input of the graphs
and some of the necessary simulator access to the graphical data is documented in
Appendix B.
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9 Constitutes the total number of queues
Queue Node Node Arrival Threshold Production Overcapacity
ID In Out Period Value Value Value
1 -1 a 6 1024 1024 8192
2 a b 1024 1024 8192
3 a c 1024 1024 8192
4 b d 1024 1024 8192
5 b e 1024 1024 8192
6 c f 513 513 4096
7 d f 1024 1024 8192
8 e f 1024 1024 1024
9 f -1 1024 1024 1024
6 Constitutes the total number of nodes
Node IOP AIS Execution Number Input Number Output
ID Node Size Time of In
Queues
Queue of Out Queue
ID Queues ID
a 1 256 1 1 1 2 2 3
b 256 1 1 2 2 4 5
c 256 2 1 3 16
d 256 2 1 4 17
e 256 4 1 5 1.8
f 1 256 2 3 7 8 6 1 9




QQUEUEUSTINQ in - Pointers to input Queues
out - Pointers to output Queues
Figure 9: Data Structure Representation of a PGM Graph
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Initial design theories revolved around emulating the virtual machine. However,
the communication complexities of the AN/UYS-2 virtual machine, dictated that the
physical layout of the AN/UYS-2 provide a reasonable method of structuring the software
simulator. 1 The software simulator implements a subset of the architecture and
instruction set while maintaining operational similarities. The implemented architecture
and instruction set, which is loosely based on the ets+ + simulator outlined in ECOS, is
demonstrated in Figure 10 [ECOS 89, pp. 4-1 - 4-37]. Each major box in Figure 10














Figure 10: The Simulator Structure
1 Shown previously in Chapter II, Figure 1
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associated with the arrows represent messages passed between resource elements. The
arrows themselves indicate the direction of message flow on either the CBUS or the DTN
depending on the message.
1. Communications
Like all distinct entities in the universe and the actual AN/UYS-2, separate
objects must communicate with one another. The two main communication nets, DTN
and CBUS, are implemented as distinct objects themselves within the simulator. The
CBUS is represented as a data structure called object and a boolean variable. The
boolean variable represents the status of the resource elements to which the CBUS is
attempting to communicate. The object structure contains information about the
following: the object identification number, the time until which the object is busy, the
processing status of the object, the transfer status of the object, a pointer to the current
objectnode being executed by the object, a pointer to the head of the object's input queue,
and a pointer to the tail of the object's input queue. The objectnode consists of a message
instruction, the graphical node identification number associated with that message, the
graphical queue identification number associated with the node, the message's origin, the
message's destination, and the message's associated location. The DTN is represented
by an array of sixteen object structures as discussed earlier, each with a boolean variable.
Each of the distinct paths established is assumed to be capable of only one transfer at a
time.
The main simulator program polls the appropriate CBUS or DTN function
processbus. Processbus determines if this path is waiting for a transfer to be completed
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at the desired transfer locations. If it is then no further action is taken this clock cycle.
Otherwise, processbus conducts the requested message transfer by calling the appropriate
functions commencexfer and completexfer, then processes the next message at the head
of its input queue. Commencexfer and completexfer simulate the required time delay
associated with the message transfer and place the message in the destination object's
queue. The data rate is assumed to be the AN/UYS-2 data maximum of seven mega-
words per second. Code for the transfer aspects of the simulator has not been included
for brevity.
Since the AN/UYS-2 instruction set consists of over 100 messages, a partial
instruction subset consisting of only the most relevant ones was chosen [POPS 90, pp.
1-1 - 10-5]. Write Queue (WQ) writes data generated at an AP by a DSP function to the
GM responsible for that queue. It incites threshold and capacity crossing information
within the GM, spawning Queue Over Threshold (QOT), Queue Over Capacity (QOC),
and Queue Under Capacity (QUQ messages [POPS 90, pp. 7-46]. Queue Over
Threshold is the message by which the GM's inform the SCH that a queue has gone over
threshold. It causes the SCH to check all of the queues associated with the node affiliated
with the original queue to see if all are over threshold. If they are, it precipitates an
Execute Instruction Stream (EIS) or Send Instruction Stream (SIS) from the SCH to either
an IOP or GM [POPS 90, pp. 6-44]. QOC is sent by the GM's to apprise the SCH that
a queue has gone over capacity, thereby causing the SCH to suspend further execution
of the node feeding the queue until the queue has returned under capacity [POPS 90, pp.
6-43]. QUC is sent by the GM's to apprise the SCH that a queue has proceeded under
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capacity. This causes the SCH to continue execution of the nodes feeding this queue
[POPS 90, pp. 6-46]. SIS is the message sent by the SCH to a GM initiating the transfer
of a node's instruction stream from the GM to the AP indicated in the message. SIS
causes the GM to issue an Accept Instruction Stream (AIS) to the AP [POPS 90, pp. 7-
38]. AIS is the way by which the GM communicates the instruction stream to the AP
causing it to load and execute the instruction stream. This execution includes sending the
Read Queue (RQ) requests back to the GM's for necessary queue data [POPS 90, pp. 9-
22]. RQ is sent by the AP to initiate a transfer of data from a queue in the GM to the
requesting AP. This message prompts the GM into sending an Accept Queue (AQ)
instruction to the AP which includes the required queue data [POPS 90, pp. 7-39]. AQ
is sent from the GM to the requesting AP in order to transport the required data. This
causes the AP to accept and store the specified queue data which was requested with an
RQ [POPS 90, pp. 5-131, 9-26]. When the AP is ready to accept the next instruction
stream, it sends a Ready For Instruction Stream (RFIS) to the SCH. This causes the SCH
to attempt to generate a match with a ready node if one is available, if not, then the free
AP identification number is added to the free AP list [POPS 90, pp. 6-49]. After the AP
has completed breakdown of the last node to execute, it sends a Consume Queue (CQ)
to the GM that maintains the input queues to that node. This causes the GM's to free the
memory that had been used to maintain that data [POPS 90, pp. 7-43]. EIS is sent from
the SCH to the IOP's when the queues over threshold belong to a self-regulated or sink
node [POPS 90, pp. 10-24].
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2. Major Resource Elements
Message passing among the FE' s and modular functionality demanded that they
be implemented as unique objects. The simulator expects the AN/UYS-2 structure to be
in IOP, GM, AP numerical order in a created ASCII file 'EMSPSTRU.' For the SCH
and each IOP, GM, or AP specified, the simulator generates an object in memory. Each
major element is represented as an object with the exception of the ISC, which is treated
as an IOP element. The simulator requests the user to input the type of simulation
desired: FCFS or RC, and the last instance of the graph that the user wishes to examine.
If RC is selected, the cylinder is created, and dependencies assigned. The expected
number of simulated micro-seconds are calculated, and the main simulation begins by
repeatedly polling in order: IOP's, CBUS, DTN, GM's, SCH, and AP's. Each loop
count represents one simulated micro-second.
Code implementation of the main simulator program and some of the common
object code is located in Appendix C. Simulator C++ constructor and destructor code
and self explanatory functions are not included for brevity. Constructors generate the
initialization specified by the programmer. Destructors delete the pointers designated by
the programmer and free the memory storage.
a. The Input/Output Processor
The IOP data structure is represented by another data structure called an
object, a pointer to a list of nodes assigned to this IOP, and a pointer to the next IOP.
Upon initial graph loading, each external input or output node is assigned to an IOP by
the graph loading function, loadgraph. Each time through the main simulator loop, the
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IOP function, processiop, is polled. Processiop generates the external input queues'
Transfers via the DTN are accomplished when the data period specified in the input graph
for each external input queue is met as determined by the time of the simulated clock.
Once the period is satisfied, a WQ instruction is generated and sent via the DTN to the
GM which was designated to retain that queue's information. For each external output
node assigned, the IOP acts to execute the node and generate external output queue data
when specified by a EIS message from the SCH. No actual implementation of input or
output is performed. Code dealing with the IOP implementation including all pertinent
functions necessary to access the IOP structures appears in Appendix D.
b. The Global Memories
The simulator GM's do not store the actual queue data involved in node
processing. The GM data structure is represented by the data structure object and a
pointer to the next GM. Each time through the main simulator loop, the GM function,
processgm, is polled. Through its object oriented sub-function processgmnode, processgm
simulates the GM execution as follows. Since queue sizes only change as messages are
processed, the simulator GM's perform their queue size determination when WQ or CQ
messages are received and generate the appropriate QOC, QUC, or QOT message to the
SCH after inserting the appropriate execution delay time. GM messages like RQ or SIS
result in redirection and time determination and delay only. Pertinent Implementation
code for the GM's appears in Appendix E.
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c. The Scheduler
The SCH data structure consists of the following: an object data
structure, a pointer to a list of free AP's, a pointer to a list of ready nodes, a pointer to
a list of nodes currently executing on AP's, and a pointer to a list of inhibited nodes.
The simulator scheduler emulates the AN/UYS-2 scheduler by acting on the following
instructions: RF1S, QOC, QUC, and QOT. Upon receipt of a RFIS message from an
AP, the free AP list is updated. A QOC message results in appending the node which
supplies the queue associated with the QOC message to the inhibited list. When a QUC
message is received, the node in question is removed from the inhibited list. The ready
list is not affected since the node is already in this list. The simulator SCH maintains a
ready node list which is annotated anytime a QOT message is received from the GM's
that results in all queues for the node associated with the message going over threshold.
This section of the function processsch forms the meat of the simulator SCH. For the
FCFS case, the SCH matches the first entry in the free AP list with the first entry in the
ready node list. Once the match is made, that ready node is placed in the executing list
to inhibit its execution until its current execution has completed. In the RC case, the
SCH updates the ready node list and free AP list as above, but before a match is made,
the ready node's RC tokens are checked for satisfactory conditions. Only once tokens
are satisfied is a match allowed to proceed. Actual code implementation of the SCH
appears in Appendix F.
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d. The Arithmetic Processors
The AP data structure is represented by three distinct object data
structures, the number of set-up nodes involved, the number of breakdown nodes
involved, the AP set-up status, and the AP breakdown status. Three distinct object data
structures were chosen due to the AP's ability to simultaneously perform set-up,
breakdown, and execution on different nodes. The main AP function processap, which
is polled at every iteration of the main program, performs the breakdown, execution, and
set-up status checks and forwards the node message information between stages. The
AP's simulate the actual node setup, breakdown, and execution by entering delay cycles
a corresponding to that nodes execution data loaded at simulator run-time. Upon the
transfer of information between the set-up and execute stages, which implies that a new
node is now being executed, the AP issues a RFTS message to the SCH. Through its sub-
function processapnode, processap performs the message actions and redirection required.
The AP's act as receptors for the AIS message sent by the GM's. Upon receipt of the
AIS message, the set-up stage of the AP determines the number of input queues required
and issues that many RQ instructions to the GM's associated with the AIS message.
Upon receipt of an AQ message from the GM's, the AP set-up stage updates its delay
time and waits for the last AQ message that it is expecting for that node. After receiving
the last AQ message, it executes a transfer of information to the execute stage if the
execute stage is not busy. Otherwise it waits until it is able to perform the transfer.
When the breakdown stage receives the information from the execute stage, it generates
a WQ instruction for every output queue associated with the node that was executed and
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generates a CQ instruction for every input queue associated with that node.
Implementation code for the AP's appears in Appendix G.
B. THE LANGUAGE -C+ +
During the 1980' s, the C programming language matured through the addition of
classes, type checking and conversions, virtual functions, and operator overloading until
a new language, C++, resulted [STROUSTRUP 86, pp. 1-12, POHL 90, pp. 5]. "Since
its conception, C+ + has been evolving to meet the needs of its users." [STROUSTRUP
90, pp. 3] C++ has endured much use on large software projects. Its stability,
compatibility, space-efficiency, and run-time features have been strongly documented by
Ellis, Stroustrup, and Pohl [POHL 89, pp. 1-25].
Since the AN/UYS-2 and C++ 2.0 are products of AT&T Bell Laboratories,
C++ was considered a forerunner in the choice of programming languages. C+ + was
chosen to match the modularity of the AN/UYS-2. The reasons for which C+ + 2.0 was
chosen over Ada include:
• Object Oriented Programming
• Encapsulation
• Inheritance.
Object oriented programming allows abstract data types to be constructed so as to
allow the programmer to model the problem domain within a class structure. A class can
be thought of as an extension of the idea struct from traditional C. The AN/UYS-2*
s
distinctive modularity of components lends itself precisely to programming with objects.
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Encapsulation refers to C+ + ' s ability to completely self-enclose both the internal
implementation details of the type and functions that act on objects of that type from the
external user [POHL 89, pp. 2,211]. Encapsulation ensures that unqualified simulator
personnel will not be able to access or blindly modify the simulator objects.
Stroustrup defines inheritance as the mechanism of deriving a new class from an
existing base class [STROUSTRUP 90, pp. 2]. Due to the hierarchical structure of the
AN/UYS-2, inheritance guarantees that key conceptual ideas remain intact from object-to-
object.
C. USER INTERFACE
To execute the simulator the user simply invokes the executable version and follows
the on-screen prompts. The simulator collects data about the individual graph nodes.
The time that sink nodes are sent to the IOP's are output to a file 'results'. The time that
an instance is placed onto the ready list and the time at which an instance is removed
from the ready list are used to calculate the time an instance spends on the ready list.
This time gives a good indication of the delay time involved in scheduling a node. The
time that a node spends between breakdown completion and its successor node being
placed on the ready list is calculated to provide an indication of communication delay.
Similarly, the time between a node being removed from the ready list until it arrives at
an AP also provides information about communication delay. The time which the AU
portion of the AP spends not busy is calculated to provide details about set-up and
breakdown delay times. This information is provided to the user on a screen display
42
upon completion of the simulation for the node instances specified by the user. Currently
only a span of twenty node instances can be examined per simulation run.
D. LIMITATIONS OF THE SIMULATOR
Like any full scale simulator, this AN/UYS-2 simulator is not intended to be of all
inclusive design. The simulator IOP assumes that an unlimited buffer is available for
incoming data. Execution of self-regulated nodes in IOP's is not implemented. The
ISC's are simplified to IOP's for the simulation. The initial assignment of queues to
GM's is assumed to be completely known upon initialization. All input queues associated
with a node are assigned to the same GM by the simulator. Unlike the actual AN/UYS-
2, the simulator is severely restricted by the amount of memory available on which to run
it. While the simulator is written to be ported between any machine capable of C+ +
version 2.0, large-grain data-flow graphs quickly fill available memory and disk space.
The time required to perform each simulation discussed in Chapter V exceeds four hours
on a 33-mega-hertz 80486 (16.11 Million Instructions Per Second).
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V. PERFORMANCE EVALUATION
As mentioned previously, a digital signal processor's performance can be measured
by throughput. Unfortunately, the AN/UYS-2's throughput is not based solely on its
scheduling algorithm. The number of nodes and queues in the graph and their sizes
contribute to the overhead involved. For this reason several types of application graphs
were chosen for analysis of the AN/UYS-2 performance as it pertains to the scheduling
algorithms. All of the results obtained are based on varying the input data rate.
A. CORRELATOR APPLICATION
The initial correlator application was chosen to provide an actual on-hands non-
uniform ECOS graph as outlined by ECOS [ECOS 90, pp. H-CG-5 - H-CG-27].
1. Description
The graphical diagram for this graph appears in Figure 1 1 . Again, the circles
indicate primitive nodes to be executed and the arrows represent the queues that
manipulate the data required by the nodes. "T" represents the threshold value required
for that queue before scheduling of the subsequent node can be arranged. "R" represents
the amount that is read by the subsequent node on execution set-up. "C" represents the
amount that is consumed on subsequent node breakdown. "P" represents the production
amount from the previous node. Actual execution times for the primitives listed beside
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Figure 11: Graphical Description of Correlator Application
the primitive name. The graph would be input to the simulator after performing the
manual conversion to the standard numerical format described in Chapter IV.
2. Output and Interpretation
The points obtained for the graphs plotted in the case of the correlator graph
were taken at five percent intervals except in the region of close similarity where the
interval was one percent. The normalized input data interval refers to the theoretical
maximum throughput rate for the application assuming no internal delays. As discussed
in Chapter HI, the theoretical maximum throughput rate is based on the total execution
time for the graph divided by the number of AP's in the configuration. Therefore, the
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normalized input data interval axis is based on interval times greater than the theoretical
maximum of 1.0. Normalized mean, which refers to the mean time between output
arrivals divided by the theoretical input data interval, results are shown in Figure 12 and
Figure 13. The closer the value to uniformity, the better the performance. While not
discernible in Figure 12, Figure 13 clearly indicates that the RC algorithm reaches unity
five percent before the FCFS algorithm. At all times the RC curve remains below the
FCFS curve on the graph. The correlator graph normalized standard deviation is shown
in Figure 14. The normalized standard deviation curve indicates that the RC algorithm
provides a more uniform output than does the FCFS algorithm throughout the range of
input data intervals. Figure 15 demonstrates this output arrival by plotting the normalized
completion time for the first thirty graph instances observed. Due to the dependencies
inserted by the RC algorithm, the AP efficiency is lower for the RC case than for the
FCFS case until uniformity in output is obtained as shown in Figure 16. This result is
caused by the dependencies inhibiting the earlier nodes in the graph from executing until
they are satisfied.
While the AP efficiency is slightly lower for the RC approach, the lower
normalized mean and standard deviation results indicate a slight improvement by use of
the RC algorithm over the current scheduling technique. The output times associated with
the thirtieth observed graph instance also bears out this analysis.
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FCFS M«an Dashed, RC Mean Solid, for Correlator Graph
Figure 12: Correlator Graph Mean
FCFS Mean Dashed. RC Mean Solid, for Correlator Graph
Figure 13: Correlator Graph Mean Blow Up
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FCFS Std. Dev. Dashed, RC Std. Dev. Solid, for Correlator Graph
<3
Figure 14: Correlator Graph Standard Deviation
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Figure 15: Correlator Graph Normalized Output Completion Time
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FCFS Dashed. RC Solid, for Correlator Graph
0.55
Figure 16: Correlator Graph AP Efficiency
B. CORRELATOR WITH UNIFORM NODE SIZES
1. Description
To examine the effect of varying execution times on the nodes in the application,
the same graphical structure was maintained, but the execution times of the nodes were
changed to be uniform as shown in Figure 17. The uniform size of 36000 micro-seconds
per node was selected based on maintaining the same overall execution time of the graph.
It was assumed that primitives could be restructured to meet this size without major


















































Correlator Graph Structure with Uniform Sized
2. Output and Interpretation
The normalized means for the correlator graph structure with equal execution
time nodes is shown in Figure 18 and Figure 19. It can be seen that as long as the input
data rate is not being met, the RC algorithm performs better than the FCFS algorithm.
But, both the RC and FCFS algorithms reach the ability to meet the input rate at the same
time. The normalized standard deviation curve is shown in Figure 20. The RC standard
deviation never rises above 1.0. Therefore, the RC algorithm produces a more uniform
output than does that of the FCFS algorithm. Figure 21 demonstrates that as long as the
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Figure 18: Correlator Structure Means for Equal Node Times
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the FCFS algorithm. The percent AP efficiency plotted in Figure 22 is the same for both
the RC and FCFS scheduling algorithms.
Since the AP efficiency is the same for both the RC and FCFS cases, the
dependencies inserted by the RC algorithm do not result in slowing the AP utilization
rate. While this is an improvement over the first correlator graph examined, the
normalized means for the correlator structure with equal size nodes reach the 1.0 value
at precisely the same instance, 65% , tending to indicate no improvement. However, the
normalized standard deviation for the RC approach never varies from 0.0. This indicates
a perfectly uniform output regardless of the load level, including a five percent band after
both the RC and FCFS normalized means reach 1.0. Again, this indicates a slight
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C. CORRELATOR WITH CHAINED NODES
In order to examine the effect of the graph structure as compared to the uniform
sizes of the node, the original correlator graph was chained to uniform node sizes. This
chaining of nodes resulted in a different graph structure with different sized nodes. All
of the queue information is assumed to remain consistent.
1. Description
The graphical representation of the correlator graph is shown in Figure 23.
The execution times for the nodes are documented beside them. This graph was derived
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Figure 23: Correlator Graph Structure "with Chained Nodes
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from the basic correlator graph by again minimizing the variation in total execution time.
However, this graph possesses a different graphical structure from the correlator graph
with equal execution times because in this graph the actual individual primitives have
been chained and segregated as best that could be determined.
2. Output and Interpretation
The normalized means are shown in Figure 24 and Figure 25. Both the RC
and FCFS algorithms possess the same normalized means even before the input data rate
is met. Figure 26 shows the normalized standard deviation. While the RC algorithm
maintains at least as well a normalized standard deviation as the FCFS algorithm, the
relative closeness of the numbers precludes any explicit determination. The normalized
observed instance completion times for thirty graph instances are shown in Figure 27.
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Figure 26: Correlator Graph Structure Deviation Chained Nodes
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Figure 27: Correlator Graph Structure Output Times Chained
Figure 28 demonstrates a slight AP efficiency difference between RC and FCFS
algorithms.
Again, once the input data rate is close to being met, the RC and FCFS
algorithms perform the same. Yet, for data rates which are not met, the RC algorithm
completes the instances sooner than does the FCFS algorithir with a lower normalized
standard deviation. But, unlike the correlator graph or the correlator graph with equal
nodes, there is no five percent improvement overlap seen in the mean and standard
deviation. Therefore, it appears that once the input data rate is met, chaining performs
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Figure 28: Correlator Graph Structure AP Efficiency Chained
D. FFT APPLICATION
A Fast Fourier Transform (FFT) Application was chosen to examine the effects of
the RC scheduling algorithm on a large scale communication intensive interconnected
application. A communication intensive application is characterized by large queues
resulting in high communication overheads on the DTN and CBUS for message passing.
This typically results in low overall AP efficiency.
1. Description
The data-flow graph for a two dimensional (2-D) FFT can be represented in
terms of that of a one dimensional (1-D) FFT. This application assumes a 256 point
vector of inputs. The 1-D FFT shown in Figure 29 can be calculated in log 256 (8)
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stages of butterfly operations with 128 butterflies per stage. Each stage can be divided
intop parallel tasks, with 256/2p butterflies per task. As the tasks in stage i finish, they
send their outputs to the tasks in stage (i+1). The data-flow graph for a 2-D FFT uses
2log 256 (16) stages to transform a 256 x 256 matrix of inputs. 256 1-D FFT's are
computed for rows followed by another 256 1-D FFT's for columns. Tasks in the first
8 stages perform 1-D FFT's on all 256 rows with each task performing 25&/2p
butterflies. Tasks in stage log 256 send data to tasks in stage (8 + 1) in such a way that
the second set of 8 stages performs 256 column transforms. The numbers beside the
queues represent queue over threshold, production, and consume values in micro-seconds.
[SHUKLA 90, pp. 48-51]
2. Output and Interpretation
The normalized FFTmeans are shown in Figure 30 and Figure 3 1 . Here also,
the input data rate is met for the RC algorithm five percent before that of the FCFS
algorithm. The input data rate is not met until further down in the percentage range due
to the high communication overhead involved with this graph. The normalized standard
deviations are shown in Figure 32 and Figure 33. Again, clearly the RC standard
deviation out performs the FCFS standard deviation throughout the spectrum of input data
rates. Also note the consistency that exists in the RC normalized standard deviation
across the spectrum. Figure 34 documents the observed normalized completion times for
the first thirty graph instances. The RC algorithm generates the results quicker than the
FCFS algorithm. Figure 35 demonstrates the differences in AP efficiency for the FFT
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Figure 30: FFT Mean
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Figure 31: FFT Mean Blow Up
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Figure 32: FFT Standard Deviation









Figure 33: FFT Standard Deviation Blow Up
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graph. The low values are caused by the communication overhead involved in processing
this type of graph.
The RC approach possesses a greater AP efficiency due to the assigned
dependencies limiting the communication traffic on the DTN and CBUS. The RC
approach normalized mean reaches unity five percent before the FCFS normalized mean.
Additionally, the normalized standard deviation is consistently less than 0.5 regardless of
load level. This implies that a much more uniform output results from the RC algorithm
regardless of load. Since the observed normalized completion time for thirty graph
instances is also less for the RC approach than the FCFS approach, it can be concluded
that the RC approach performs well with communication intensive applications.
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VI. CONCLUSIONS
Due to the increased complexity of Navy sensor systems and the increased signal
processing requirements expected within the next ten years, a different scheduling
approach may extend the lifetime of the current AN/UYS-2 hardware without major
expense.
A. SUCCESS OF THE RC APPROACH
The performance results obtained using a simulation of simple applications indicate
the effectiveness of the proposed technique in improving performance and predictability
for communication bound graphs.
1. Communication Intensive
Communication intensive applications such as the sixty-four node FFT graph
analyzed in Chapter V document an extensive improvement by use of the RC algorithm
over that of FCFS scheduling. The RC approach produces a more uniform throughput
while improving the AP efficiency and limiting the communication overhead.
2. Non-Communication Intensive
The non-communication intensive applications, like the correlator graph
analyzed in Chapter V, demonstrate improvement dependent on the node execution times.
For nodes with uniform execution times, no substantial improvement was noted. But for
non-uniform execution times, quicker, more uniform throughput was observed.
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Since chaining of nodes is a matter of trial and error in FCFS scheduling, and
unrestrained chaining results in loss of parallelism which can be detrimental to uniform
AP utilization and throughput, the RC schedule offers a reasonable approach that would
limit the work of the application programmer.
B. IMPROVING RC
If chaining is specified within the framework of RC assignment, its effect can be
accurately predicted. An algorithm to use chaining in RC assignment is being developed.
Since the cylinder creates a semblance of assigning nodes to AP's even though it is not
enforced, use of this knowledge can absorb even the communication overheads involved
between nodes.
Given a specific assignment, it is known which queues are accessed at the same
time. This information can be used to algorithmically assign GM's to queues so that each
GM operates at the maximum possible bandwidth.
The current RC algorithm can introduce several different control token sets.
Establishment of criteria to select the minimal set of dependencies needs to be developed.
It is also required that the AN/UYS-2 support on-line reconfiguration of the PGM
graph for an application. This reconfiguration is typically performed by the operator by
removing or adding one or more branches of the PGM graphs. In RC assignment, new





Hardware modifications provide the long term solution to ensuring that the
AN/UYS-2 parallel signal processor remains in the Navy forefront. The modular design
of the AN/UYS-2 makes hardware modification an attractive long term solution.
a. Systolic Array Processor
Systolic architectures began to be used during the 1980* s [EVANS 82,
pp. 343]. Each PE corresponds to one binary tree level in the systolic array
[MOSCOVTTZ 90, pp. 355-357, KUNG 85, pp. 128-131]. Inclusion of a systolic array
processor will expand the functional capability and increase the performance of the
AN/UYS-2 by improving its processing capabilities.
b. Open Architecture
An open architecture would ensure that current "industry technology"
could be inserted into the AN/UYS-2 without the extensive cost of modification. An
open architecture- can be obtained by continuing to develop the AN/UYS-2' s modularity
while maintaining a standard software communication interface.
2. Software Modifications
Despite the attractiveness of hardware solutions, the inexpensive and easy to
implement software modifications could yield the same improvement in a shorter period
of time.
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a. User Friendly Processing Graph Methodology
Steps taken toward a more user friendly PGM would greatly speed up the
developer's process. Although the current PGM is usable, the application developer must
spend many hours researching the primitives and establishing the basics of the graph that
he wishes to use.
b. Throughput Enhancements
The throughput enhancements discussed in this thesis can easily be
implemented in software to achieve an improvement in the AN/UYS-2.
(1) Node Chaining
It was shown that the chaining of nodes under the FCFS algorithm
demonstrates the same level of improvement as that of the RC algorithm without
chaining.
(2) Scheduling
The RC scheduling algorithm offers an attractive choice to achieve
the same results as chaining without the extra effort required by the application
programmers. Implementation of this algorithm would not only yield an improvement
on communication intensive graphs, but also on other applications. An unlimited or
selective loss of incoming data arriving at a higher input rate than the maximum
achievable by the AN/UYS-2 would not result in unreasonable delay times.
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(3) Fault Tolerance
Fault tolerance refers to the malfunction ofa resource element which
prevents it from performing its function. In the AN/UYS-2 this fault tolerance is handled
by the CPP which removes the associate malfunctioning element from the machine.
However, while this would still work in the existing approach, the RC technique would
lose a segment of its cylinder. It appears that this loss of performance could be kept
temporary by switching to another cylinder with a larger circumference on-line.
However, this issue needs further investigation.
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APPENDIX A: REVOLVING CYLINDER CODE
// Description : The code listed below follows the algorithms outlined in Chapter m.
// : This procedure deals with the initial assigning of nodes to the Cylinder.
// : Nothing else need be said.
// Parameters : tempgnodelisting - the node graph itself
// numaps - the number of aps in the AN/UYS-2
dependencyqs *topgraph :: assignrc(gnode *tempgnodelisting,int numaps) {
gnode *temp2gnodelisting = tempgnodelisting;
gnode *temp3gnodelisting =» NULL;
ptrtoptrtoaq *tempptrtoptr = NULL;
topgraph *q = NULL;
topgraph *qtemp = NULL;
topgraph *q2temp = NULL;
topgraph *temp = NULL;
int count = 0;
long int circumference = 0;
long int circum2ference = 0;
long int maxwidth = 0;
long int minwidth = 1000000;
long int widthavg = 0;
long int j = 0;
long int t = 0;
cyltype *cylinder = NULL;
cyltype *tempcylinder = NULL;
cylentrytype *cyl2entrylist = NULL;
boolean iopinnode = false;
boolean iopoutnode = false;
dependencyqs *headofdepqs = NULL;
while (temp2gnodelisting ! = NULL) {
tempptrtoptr = tempgnodelisting- > getgnodeinputqslist(temp2gnodelisting- >
gemodeidO);
while (tempptrtoptr ! = NULL) {










tempptrtoptr = tempgnodelisting- > getgnodeoutputqslist(temp2gnodelisting- >
getnodeidO);
while (tempptrtoptr ! = NULL) {















if (q - NULL) {
if (!(q = new topgraph)) {




q-> width = tempgnodelisting- >getprimtime(q-> id);
if (q- > width < minwidth) {
minwidth = q-> width;
};
if (q-> width > maxwidth) {
maxwidth = q-> width;
}; // note q- > est set equal to zero by constructor




if (! (qtemp- > next = new topgraph)) {
fprintf(stden\ "Insufficient memory for topgraph\n");
exit(l);
};
qtemp- > next- > id = temp2gnodelisting->getnodeid();
qtemp- > next- > width = tempgnodelisting- > getprimtime(qtemp- > next- > id);
if (qtemp- > next- > width < minwidth) {
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minwidth = qtemp- > next- > width;
};
if (qtemp- > next- > width > maxwidth) {
maxwidth = qtemp- > next- > width;
};
circumference = circumference + qtemp- > next- > width;
qtemp = qtemp- > next;
};
};
temp2gnodeiisting = temp2gnodelisting- > getnextgnodeO;
};
widthavg = minwidth;
circumference = circumference / numaps;
circum2ference = circumference;
while (maxwidth > circum2ference) {
circum2ference = circum2ference + widthavg;
};
circumference = circum2ference;
for (int i=l;i< =numaps;i++) {
if (cylinder == NULL) {
if (! (cylinder = new cyltype)) {




while (j < circumference) {
if (cylinder- >cylentrylist == NULL) {
if (! (cylinder- > cylentrylist — new cylentrytype)) {




cylinder- > cylentrylist- > widthstarttime = j;
cyl2entrylist = cylinder- > cylentrylist;
}
else {
if (!(cyl2entrylist->nextcylentry = new cylentrytype)) {
fprintf(stderr, "Insufficient memory for cylentrytype\n");
exit(l);
};
cyl2entrylist- > nextcylentry- > widthstarttime = j
;
cyl2entrylist = cyl2entrylist- > nextcylentry;
};






if (!(tempcylinder->nextcylap = new cyltype)) {




while (j < circumference) {
if (tempcylinder- >nextcylap->cylentrylist == NULL) {
if ('.(tempcylinder- >nextcylap->cylentrylist = new cylentrytype^){
fprintf(stderr, "Insufficient memory for cylentrytype\n");
exit(l);
};
tempcylinder- >nextcylap->cylentrylist->widthstarttime = j;
cyl2entrylist = tempcylinder- > nextcylap- > cylentrylist;
}
else {
if (!(cyl2entrylist-> nextcylentry = new cylentrytype)) {
fprintf(stderr, "Insufficient memory for cylentrytype\n");
exit(l);
};
cyl2entrylist- > nextcylentry- > widthstarttime = j
;
cyl2entrylist = cyl2entrylist-> nextcylentry;
};
j j + widthavg;
};




while (qtemp ! = NULL) {
temp = qtemp;
qtemp = qtemp- > next;
if (cylinder- > checkfreecylspace(cylinder) < (temp- > width/widthavg)) {
circumference = circumference + circumference;
cylinder = cylinder- >increasecylsize(cylinder,circumference,widthavg);
qtemp = q;
temp = qtemp;
qtemp = qtemp- > next;
};





headofdepqs = cylinder- >createdeps(cylinder,circumference,widthavg);
return headofdepqs;
};
// Description : The following procedure deals with scheduling a node in a slot in the
cylinder.
// Parameters : temp - the graph node to schedule
// t - the time to attempt to schedule at
// circum - the circumference of the cylinder
// widthavg - the width of a slot in the cylinder
// numaps - the number of aps in the AN/UYS-2
// cyl - the cylinder itself
long int topgraph :: schedulenode(topgraph *temp,long int t,long int circum,
long int widthavg.int numaps,cyltype *cyl) {
cyltype "tempcylinder = cyl;
cylentrytype *tempcyl,*temp2cyl;
boolean scheduled = false;
boolean available = false;
long int insertime = 0;
int index = 0;
int blockcount = 0;
long int oldinsertime = 0;
insertime = t;
oldinsertime = insertime;
while (scheduled = = false) {
insertime = insertime % circum;




for (int i=l;i< =numaps;i++) {
tempcyl = tempcylinder- > cylentrylist;
while ((insertime > tempcyl- > widthstarttime) && (tempcyl ! = NULL)) {
tempcyl = tempcyl- > nextcylentry;
};
if ((temp- > width % widthavg) = = 0) {
blockcount = temp- > width / widthavg;
}
else {




for (int j = 1 ;j < =blockcount;j + +) {
if (temp2cyl — NULL) {
// at end of current circum so lets check back at beginning
temp2cyl = tempcylinder->cylentrylist;
};











for (int j = 1 ;j < =blockcount;j+ +) {
if (temp2cyl =* = NULL) {
// at end of current circum
temp2cyl = tempcylinder- > cylentrylist;
};
temp2cyl- > nodesch = temp-> id;
temp2cyl- > nodeicount = index;






tempcylinder = tempcylinder- > nextcylap;
};
};
if (scheduled = = false) {
oldinsertime = insertime;





// Description : Checks the free space remaining in the cylinder by checking
// to see if a node other than zero has been scheduled into that
// cylinder slot.
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// Parameters : tempcylinder - The cylinder
long int cyltype :: checkfreecylspace(cyltype *tempcylinder) {
cylentrytype *tempcylentry;
long int maxfree = 0;
long int currfree = 0;
long int startfree = 0;
boolean atstartofapcyl « true;
while (tempcylinder ! =* NULL) {




while (tempcylentry ! = NULL) {
if ((tempcylentry- >nodesch ==0) && (atstartofapcyl)) {
startfree+ + ;






if_ (tempcylentry- > nodesch == 0) {
currfree+ + ;







if ((tempcylentry-> nextcylentry == NULL) && (currfree > 0)) {
if ((currfree + startfree) > maxfree) {




tempcylentry = tempcylentry- > nextcylentry;
};




// Description : Increments the size of the cylinder by circum and resets its
76
// slots to reflect no nodes scheduled.
// Parameters : tempcylinder - The cylinder itself
// circum - The size to increase the cylinder to
// minwidthavg - The cylinder slot size
cyltype *cyltype :: increasecylsize(cyltype *tempcyUnder,long int circum,
long int minwidthavg) {
cyltype *temp2cylinder = tempcylinder;
cylentrytype "tempcylentry;
long int blockest = 0;
while (temp2cylinder ! = NULL) {
blockest = 0;
tempcylentry temp2cylinder- > cylentrylist;
while (tempcylentry- > nextcylentry ! = NULL) {
tempcylentry- >nodesch = 0;
blockest = blockest + minwidthavg;
tempcylentry = tempcylentry- > nextcylentry;
};
blockest = blockest + minwidthavg;
tempcylentry- > nodesch = 0;
while (blockest < circum) {
tempcylentry- > nextcylentry = new cylentrytype;
tempcylentry- > nextcylentry- > widthstarttime = blockest;
tempcylentry = tempcylentry- > nextcylentry;
blockest - blockest + minwidthavg;
};




// Description : Returns true if the searched node is an ancestor of the
// queue pointed to by temp2ptrtoptr output node.
// Parameters : temp2ptrtoptr - ptrtoptr to a queue to check nodes
boolean cyltype :: ancestor(ptrtoptrtoaq *temp2ptrtoptr,int citprime) {
boolean questanc = false;
ptrtoptrtoaq *temp3ptrtoptr;
while (temp2ptrtoptr ! = NULL) {
if (questanc = = true) {
break;
};
if (temp2ptrtoptr- > getnodeoutO == -1) {
// at end of chain so do nothing, this should work here since















// Description : The following procedure creates the dependencies among nodes in the
cylinder.
// Paramaters : cylinder- the cylinder
// : circum - the circumference of the cylinder
// : widthavg - the width of a slot in the cylinder
dependencyqs *cyltype :: createdeps(cyltype *cylinder,long int circum,













boolean cicircumvalid = false;
boolean alreadydep = false;




while (tempcylinder ! = NULL) {
tempcylentry = tempcylinder- > cylentrylist;
tempprimecylentry = tempcylinder- > cylentrylist;
t = 0;
while (t < circum) {
tempprimecylentry = tempcylinder- > cylentrylist;
tprime = t + widthavg;
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while (tprime < circum) {
while (tempcylentry- > widthstarttime ! - t) {
tempcylentry = tempcylentry- > nextcylentry;
};
while (tempprimecylentry- > widthstarttime ! = tprime) {
tempprimecylentry = tempprimecylentry- > nextcylentry;
};
if ((tempcylentry- > nodesch > = tempprimecylentry- > nodesch)
J J
(tempcylentry- > nodesch =* = 0)) {
// do nothing same node in next block




while ((tempheaddepq ! = NULL) && (tempheaddepq- > nodefrom ! =
tempcylentry-> nodesch) && (tempheaddepq- > nodeto ! =
tempprimecylentry- > nodesch)) {
tempheaddepq = tempheaddepq-> nextdepq;
};
if (tempheaddepq = = NULL) { // not already a dependency for these
temp2ptrtoptr = gnodelisting- > getgnodeoutputqslist(tempcylentry- >
nodesch);
if ((tempcylentry- > nodeicount = = tempprimecylentry- > nodeicount) &&
(ancestor(temp2ptrtoptr,tempprimecylentry-> nodesch)) == false) {
if (tempcylentry- > fromdepqs = = NULL) {
if (! (tempcylentry- >fromdepqs = new dependencylist)) {
fprintf(stderr, "Insufficient memory for dependlst\n");
exit(l);
};
if ('.(tempcylentry- > fromdepqs- >ptrtodepq = new dependencyqs)) {
fprintf(stderr, "Insufficient memory for dependqs\n");
exit(l);
};
tempcylentry- > fromdepqs- > ptrtodepq- > nodefrom =
tempcylentry- > nodesch
;
tempcylentry- > fromdepqs- > ptrtodepq- > nodeto =
tempprimecylentry- > nodesch;
if (headdepq = - NULL) {





while (tempheaddepq- > nextdepq ! = NULL) {
tempheaddepq = tempheaddepq- > nextdepq;
};






tempptrtodepptr = tempcylentry-> fromdepqs;
alreadydep = false;
while ((tempptrtodepptr- > ptrtonextptrtodepq ! = NULL) &&
(alreadydep == false)) {
if (tempptrtodepptr-> ptrtodepq- > nodeto = =
tempprimecylentry- > nodesch) {
// a dependency already exists for this pair so do NOT








// do nothing since a dependency already exists for this
}
else {
if (! (tempptrtodepptr- > ptrtonextptrtodepq =new dependencylist)) {
fprintf(stderr, "Insufficient memory for deplst\n");
exit(l);
};
if ('.(tempptrtodepptr- > ptrtonextptrtodepq- > ptrtodepq =
new dependencyqs)) {
fprintf(stden\ "Insufficient memory for depqs\n");
exit(l);
};
tempptrtodepptr- > ptrtonextptrtodepq- > ptrtodepq- > nodefrom
= tempcylentry- > nodesch;
tempptrtodepptr- > ptrtonextptrtodepq- > ptrtodepq- > nodeto =
tempprimecylentry- > nodesch;
if (headdepq == NULL) {




while (tempheaddepq- > nextdepq ! = NULL) {
tempheaddepq = tempheaddepq- > nextdepq;
};




if (alreadydep = = false) {
if (tempprimecylentry- > todepqs = = NULL) {
if (! (tempprimecylentry- > todepqs new dependencylist)) {
fTprintf(stderr, "Insufficient memory for deplst\n");
exit(l);
};





tempptrtodepptr = tempprimecylentry- > todepqs;
while (tempptrtodepptr- > ptrtonextptrtodepq ! = NULL) {
tempptrtodepptr = tempptrtodepptr- > ptrtonextptrtodepq;
};
if (! (tempptrtodepptr- > ptrtonextptrtodepq =
new dependencylist)) {
rprintf(stderr, "Insufficient memory for deplst\n");
exit(l);
};







tprime = tprime + widthavg;
};
t = t + widthavg;
};
tempcylinder = tempcylinder- > nextcylap;
};
// add a dependency from end to all input nodes
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tempcylinder = cylinder;
maxentrytotry = circum / widthavg;
while (cicircumvalid = = false) {
tempcylentry = tempcylinder- > cylentrylist;
entrycount ^ 0;
while ((tempcylentry- > nextcylentry ! = NULL) && (entrycount < maxentrytotry))
entrycount+ + ;
tempcylentry = tempcylentry-> nextcylentry;
};




tempcylinder = tempcylinder-> nextcylap;
if (tempcylinder = = NULL) {






while (tempgnodelisting ! = NULL) {
temp2ptrtoptr = tempgnodelisting- > getgnodeinputqslist(tempgnodelisting- >
getnodeidO);
while (temp2ptrtoptr ! = NULL) {
if (temp2ptrtoptr- > getnodeinO == -1) {
//iop node so get the next node following the iopnode
temp3ptrtoptr = tempgnodelisting- > getgnodeoutputqslist(tempgnodelisting- >
getnodeidO);
while (temp3ptrtoptr ! = NULL) {
// set dependencies to all these nodes from the end of the cylinder
if (tempcylentry- > fromdepqs = = NULL) {
if (! (tempcylentry- >fromdepqs = new dependencylist)) {
fprintf(stderr,"Insufficient memory for dependlist\n H );
exit(l);
};
if (! (tempcylentry- > fromdepqs- >ptrtodepq = new dependencyqs)) {
fprintf(stderr," Insufficient memory for dependencyqs\n");
exit(l);
};
tempcylentry- > fromdepqs- > ptrtodepq- > nodefrom = tempcylentry- >
nodesch;
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tempcylentry- > fromdepqs- > ptrtodepq- > nodeto = temp3ptrtoptr- >
getnodeoutO;
tempcylentry- > fromdepqs- > ptrtodepq- > deptokensize = 1;
if (headdepq = = NULL) {




while (tempheaddepq- > nextdepq ! = NULL) {
tempheaddepq = tempheaddepq- > nextdepq;
};




tempptrtodepptr = tempcylentry- > fromdepqs;
alreadydep = false;
while ((tempptrtodepptr- > ptrtonextptrtodepq ! - NULL) &&
(alreadydep == false)) {
if (tempptrtodepptr- > ptrtodepq- > nodeto —= temp3ptrtoptr-
>
getnodeoutO) {
// a dependency already exists for this pair so do NOT








// do nothing since a dependency already exists for this
}
else {
if (! (tempptrtodepptr- > ptrtonextptrtodepq = new dependencylist)) {
fprintf(stderr, "Insufficient memory for deplist\n");
exit(l);
};
if ( ! (tempptrtodepptr- > ptrtonextptrtodepq- > ptrtodepq = new
dependencyqs)){
fprintf(stderr,"Insufficient memory for depqs\n");
exit(l);
};
tempptrtodepptr- > ptrtonextptrtodepq- > ptrtodepq- > nodefrom =
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tempcylentry- > nodesch;
tempptrtodepptr- > ptrtonextptrtodepq- > ptrtodepq- > nodeto =
temp3ptrtoptr- > getnodeoutO;
tempptrtc>depptr- > ptrtonextptrtodepq- > ptrtodepq- > deptokensize = 1;
if (headdepq = - NULL) {




while (tempheaddepq-> nextdepq ! = NULL) {
tempheaddepq = tempheaddepq-> nextdepq;
};














printf("\nThe following dependencies have been assigned:\n");
while (tempheaddepq ! = NULL) {
printf("From: ");
printfC %d" .tempheaddepq- > nodefrom);
printfC To: ");
printf(" %d",tempheaddepq- > nodeto);
printfCVn");




// Description : Increments or decrements the tokens as required based on the
// call, depending on whether or not it is at the head or tail
// of the dependency.
// Parameters : tempdeplist - the list of dependencies
// idnode - the id number of the node to adjust
void dependencyqs :: adjusttokens(dependencyqs *tempdeplist,int idnode) {
while (tempdeplist ! = NULL) {
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if (tempdeplist- > nodefrom = = idnode) {








tempdeplist = tempdeplist- > nextdepq;
};
};
// Description : Checks to see if the token condition of greater than zero is
// satisfied.
// Parameters : tempdeplist - the list of dependencies
// idnode - the id number of the node to adjust
boolean dependencyqs :: checktokens(dependencyqs *tempdeplist,int idnode) {
boolean oktoexec = true;
while (tempdeplist ! = NULL) { .
if (tempdeplist-> nodeto = = idnode) {












// Description : For each daughter of the last node inserted into the cylinder
// update the earliest start time. Recursively calls daughters
// of daughters until the end of the graph is reached.
// Parameters : temp2ptrtoptr - ptr to ptr to a queue to adjust
// q2temp - the graph with the rest of the nodes
// tpluswidth - the time to adjust est to
void topgraph :: recestupdt(ptrtoptrtoaq *temp2ptrtoptr, topgraph *q2temp,
long int tpluswidth) {
ptrtoptrtoaq *temp3ptrtoptr;
topgraph *q3temp;
while (temp2ptrtoptr != NULL) {
if (temp2ptrtoptr- > getnodeoutQ ==
-1) {
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while ((q3temp- > id ! = temp2ptrtoptr- > getnodeoutO) &&
(q3temp->next != NULL) && (q3temp !== NULL)){
q3temp = q3temp- > next;
};
if (q3temp->id =* temp2ptrtoptr-> getnodeoutO) {






}; //else q3temp- > next == NULL so at the end of this chain
};




APPENDIX B: PGM REPRESENTATION CODE
// Description : The following procedure documents the order of loading the queue data
// : into the cylinder and is included here for that reason,
void gqueue :: loadqueuesO {
int numqueues — 0;
gqueue Tempgqueuelisting = NULL;
tin > > numqueues;
for (int queueloop=l;queueloop< =numqueues;queueloop++) {
if (gqueuelisting = = NULL) { .
if (! (gqueuelisting = new gqueue)) {
fprintf(stderr, "Insufficient memory for gqueue\n");
exit(l);
};
tin > > gqueuelisting- > gqueueid;
// NOTE GMID IS ASSIGNED BY LOADGRAPH ON ADJUSTMENT OF PTRS
tin > > gqueuelisting- > nodein;
tin > > gqueuelisting- > nodeout;
tin > > gqueuelisting- > datarate;
tin > > gqueuelisting- >overthreshold;
tin > > gqueuelisting- > productionqty;




if (! (tempgqueuelisting- >nextelement = new gqueue)) {
fprintf(stderr,"Insufficient memory for gqueue\n");
exit(l);
};
tin > > tempgqueuelisting- > nextelement- > gqueueid;
tin > > tempgqueuelisting- > nextelement- > nodein;
tin > > tempgqueuelisting- > nextelement- > nodeout;
cin > > tempgqueuelisting- > nextelement- > datarate;
tin > > tempgqueuelisting- > nextelement- > overthreshold;
tin > > tempgqueuelisting- > nextelement- > productionqty;
cin > > tempgqueuelisting- > nextelement- > overcapacity;





// Description : The following procedure documents the loading of the graph into the
simulator
// : and is included here for that reason,
long int gnode :: loadgraphont numiops,int numgms,int numaps,
ioprocessors *tempioplist) {
int numnodes = 0;
gnode *tempgnodelisting = NULL;
int numgmtoassign = 0;
int isiopnode = numaps;
int numiopnodes = 0;
long int sumexectimes = 0;
cin > > numnodes;
for (int nodeloop=l;nodeloop< =numnodes;nodeloop++) {
if (gnodelisting - = NULL) {
if (! (gnodelisting = new gnode)) {
fprintf(stderr,"Insufficient memory for gnode\n");
exit(l);
};
cin > > gnodelisting- > nodeid;
cin > > isiopnode;
if (isiopnode ! = 0) {
gnodelisting- > iopidassigned = ((nodeloop+ 1) % numiops)+l;





cin > > gnodelisting- > aissize;
cin > > gnodelisting-> primtime;
sumexectimes = sumexectimes + gnodelisting- > primtime;
// Now update queue pointers
numgmtoassign = ((nodeloop+1) % numgms)+l;
gnodelisting- > ptrtoinqlist = gnodelisting- > ptrtoinqlist- > establishinptrs(
gnodelisting- > ptrtoinqlist,numgmtoassign);





if (! (tempgnodelisting- >nextgnode = new gnode)) {
fprintf(stderr, "Insufficient memory for gnode\n");
exit(l);
};
cin > > tempgnodelisting- > nextgnode- > nodeid;
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cin > > isiopnode;
if (isiopnode ! = 0) {
tempgnodelisting- > nextgnode- > iopidassigned = ((nodeloop+1) %
numiops)+l;
tempioplist- > assignnodetoiop(tempioplist, tempgnodelisting- > nextgnode- > nodeid,
tempgnodelisting- > nextgnode- > iopidassigned);
numiopnodes++;
};
cin > > tempgnodelisting- > nextgnode- > aissize;
cin > > tempgnodelisting- > nextgnode- > primtime;
sumexectimes = sumexectimes + tempgnodelisting- > nextgnode- > primtime;
// Now load queue data for queues associated with this node
numgmtoassign = ((nodeloop+1) % numgms)+l;
tempgnodelisting-> nextgnode-> ptrtoinqlist = tempgnodelisting- > nextgnode- >
ptrtoinqlist- > establishinptrs(
tempgnodelisting- > nextgnode- > ptrtoinqlist- >
numgmtoassign);
tempgnodelisting- > nextgnode- > ptrtooutqlist = tempgnodelisting- > nextgnode
-> ptrtooutqlist- > establishoutptrs(
tempgnodelisting- > nextgnode- > ptrtooutqlist)
;






APPENDIX C: MAIN SIMULATOR CODE
// The following constitutes the main program of the simulator
// Processiop is called first to process the input/output processors.
// Processbus is then called for cbus and dtn to process them.
// Processgm is then called to process the global memories.
// Processsch is then called to process the scheduler- >




ioprocessors *ioplist = NULL;
gmprocessors *gmlist = NULL;
approcessors *aplist = NULL;
boolean breakdownpriority = false;
boolean invalidrun = true;
int numberiops 0;
int numbergms = 0;
int numberaps = 0;
int instancestart = 0;
int instancefinish = 0;
int runcase = 0;
long int simtime = 0;
dependencyqs *headofdeplist = NULL;
topgraph *dummy = NULL;
gnodelisting = NULL;
gqueuelisting = NULL;
cout < < "This simulator expects the graph data to be in a file 'graph' and";
cout < < " the EMSP Structure to be in IOP,GM,AP Order in a file 'emspstru'\n";
cout < < "\nEnter the starting node instance for examination ";
cin > > instancestart;
cout < < "\nEnter the completing node instance for examination ";
cin > > instancefinish;
cout < < "\n(l) Enter 1 for FCFS scheduled run.";
cout < < "\n(2) Enter 2 for RC scheduled run.\n";
cin > > runcase;
if ((runcase < 1)
j j
(runcase > 2)) {




// Establish the Simulator structure
if (freopen("emspstru","r",stdin) == NULL) {
fprintf(stderr, "error redirecting stdin\n");
}
else {
tin > > numberiops;
ioplist = ioplist->establishiops(numberiops,ioplist);
cin > > numbergms;
gmlist « gmlist->establishgms(numbergms,gmlist);




if (! (scheduler = new schprocessor)) {
fprintf(stderr, "Insufficient memory for schprocessor\n");
exit(l);
};
scheduler- > setobjectid( 1 ,numberaps);
// Establish the graph structure by reading in the data required
if (freopen("graph","r",stdin) == NULL) {




simtime = gnodelisting-> loadgraph(numberiops,numbergms,numberaps,ioplist);
fclose(stdin);
};
simtime = simtime * instancefinish;
cout < < "\nThe expected simulation time in order to ensure last node "
;
cout < < "\ninstance completion is: ";
cout < < simtime;
Cout < < " microseconds. \n";
if (freopen("results","w",stdout) == NULL) {
fprintf(stderr, "error redirecting stdout\n");
}
else {
printf("The Simulation Time is: ");
printf(" %ld" ,simtime);
printf("\n");
if (runcase —— 2) {
headofdeplist = dummy- >assignrc(gnodelisting,numberaps);
};





















APPENDIX D: INPUT/OUTPUT PROCESSOR CODE
// Description : For every iop do the following
// generate instructions for any external inputs that require it
// if there is a transfer in progress do nothing otherwise
// check to see if currently processing and time to be done
// processing, if it is then update processing status and place
// information in queue.
// if not processing, then get the next node from the head of the
// queue and process it.
// go to next iop
// Calls : getcuninst - to get the currentnodes instruction
// getgnodenum - to get the currentnodes id number
// getgnodeinputqslist - to get the pointer to the nodes inputqs
// getgnodeoutputqslist- to get the pointer to the nodes outputqs
// setfields - to set the new instructions fields
// getnextelement - to get the next queue information
// updatebusytill - to update the objects busytill time
// setinst - to only change the instruction name
void ioprocessors :: processiop(ioprocessors *listofiops) {
ioprocessors *templistofiops = listofiops;
list *tempnodesassigned;
while (templistofiops ! = NULL) {
tempnodesassigned = templistofiops- > nodesassigned;
while (tempnodesassigned ! = NULL) {
templistofiops- > ioobject.generateinsts(tempnodesassigned);
tempnodesassigned = tempnodesassigned- >nextentry;
};




if ((templistofiops- >ioobject.isprocessing()) &&




if (templistofiops- >ioobject.isprocessingO == false) {






templistofiops templistofiops- > nextiop;
};
};
// Description : Determine the current instruction
// Based on this current instruction update the fields
// nad generate a new instruction if required.
// Calls : getcurrinst - to get the current instruction
// getgnodenum - to get the node number
// getgnodeinputqslist - to get the list of input queues
// setfields - to set the fields for the instruction
// getgqueueid - to get the queue id number
// getgmid - to get the gm id number
// getnextelement - to get the next element in the list
// updatebusytill - to update the busytill time
// assignloc - to assign the location
// getqthresh - to get the queue threshold value
// getqofgnodenum - to get the queue number






if (tempnodeptr ! = NULL) {
switch (tempnodeptr- > getcurrinstO) {
case eis: {
gnodenum = tempnodeptr- >getgnodenum();
gnqptr = gnodelisting->getgnodeinputqslist(gnodenum);
while (gnqptr ! - NULL) {
numrequired+ +
;
tempnodeptr- > setfields(rq,gnodenum,gnqptr- > getgqueueid(),gm,
gnqptr- >getgmid(),iop,objectid);
gnqptr = gnqptr- >getnextelement();
if (gnqptr ! = NULL) {
if (tempnodeptr- > nextnode - = NULL) {
if (! (tempnodeptr- >nextnode = new objectnode)) {




tempnodeptr- > nextnode- > nextnode = NULL;
};











tempnodeptr- > locto = tempnodeptr- > locfrom;
tempnodeptr- > locfrom.assignloc(iop,objectid);
setprocessing(true)









APPENDIX E: GLOBAL MEMORY CODE
// Description : For every gm do the following
// if there is a transfer in progress do nothing otherwise
// check to see if currently processing and time to be done
// processing, if it is then update processing status and place
// information in queue.
// if not processing, then get the next node from the head of the
// queue and process it.
// go to next gm
// Calls : xferinprogress - to determine if currently xfering data
// isprocessing - to determine if currently processing
// finishtime - to determine if completed processing
// setprocessing - to update the processing status
// placeinqueue - to place in cbus or dtn queue
// getnextnode - to get the next node from the head of q
// processgmnode - to process the node
void gmprocessors :: processgm(gmprocessors *listofgms,approcessors *listofaps) {
gmprocessors *templistofgms = listofgms;
while (templistofgms ! = NULL) {




if ((templistofgms- > gmobject.isprocessingO) &&
(templistofgms- > gmobject. finishtimeO)) {
templistofgms- > gmobject. setprocessing(false);
templistofgms- > gmobject.placeinqueueO;
};
if (templistofgms- > gmobject.isprocessingO == false) {





templistofgms = templistofgms- > nextgmproc;
};
};
// Description : Get the currentnodes instruction
// Based on that nodes instruction generate another appropriate
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instruction for it and update the fields involved.
Calls : getcurrinst - to get the currentnodes current inst
setinst - to set the instruction
assignloc - to assign the location
getqthresh - to get the queue threshold value
getqofgnodenum - to get the queue id number
setgnodenum - to set the new node number
getqnodeoutnum - to get the queue id number for out node
addtolength - to increase the size of that queue
subfromlength - to decrease the size of that queue
updatebusytill - to update the busytill time
void object :: processgmnode(approcessors *temp2aplist) {
size tempsize ut;
gqueue *tempgqueuelist = gqueuelisting;
switch (currentnode-> getcurrinstO) {
case sis: {
currentnode- > setinst(ais);
currentnode- > locfrom = currentnode-> locto;


















if (currentnode- > locfrom. getlocationO == ap) {
temp2aplist- > updatebdstatus(temp2aplist,currentnode- > locfrom.
getlocationnum());
};
tempsize = tempgqueuelist- > addtoiength(currentnode- > getqofgnodenumO);
if (tempsize = = ot) {
currentnode- > locfrom = currentnode- > locto;
currentnode- > setinst(qot);
currentnode- > locto.assignloc(sch, 1);






else if (tempsize = = oc) {
currentnode- > locfrom = currentnode- > locto;
currentnode- > setinst(qoc);
currentnode- > locto.assignloc(sch, 1);













if (currentnode- > locfrom.getlocationO = = ap) {




tempsize = tempgqueuelist- > subfromlength(currentnode- >
getqofgnodenumO)
;
if (tempsize = = uc) {
currentnode- > setinst(quc);
currentnode- > locfrom = currentnode- > locto;














APPENDIX F: SCHEDULER CODE
// Description : The following function follows the scheduler description in Chapter IV.
- to check the processing status
to see if time to complete processing
- to set the processing status
- to place the instruction in the queue
- to get the next node to process
to get the current instruction
to add an item to a list
• to remove an item from the list
to set the current instruction
- to get the list of input queues
- to get the node id number
to determine if queue over threshold
- to get the next queue list element
- to get the iop number
to establish the sink node
- to match ready node to free ap
: nodeinststart,int nodeinstfinish,
int runcase,dependencyqs *tempheaddeplist) {
// No assignment or referencing a specific object required since there is














































if (schobject. isprocessingO= = false) {
if (schobject.getnextnodeO= = true) {
switch (schobject.retcuninstO) {
case rfis: {












if (inhibitedlist-> inhibited(inhibitedlist,gqueuelisting- >
getqnodeinnum(schobject.getqueuenumO))) {
inhibitedlist = inhibitedlist- > subfromlist(inhibitedlist,
gqueuelisting- > getqnodeinnum(schobject.
getqueuenumO));
printf("NODE BACK UNDERCAPACITY: ");
printf(" %d" .gqueuelisting- > getqnodeinnum(schobject.getqueuenumO));










if (inhibitedlist- > inhibited(inhibitedlist,gqueuelisting- >
getqnodeinnum(schobject.getqueuenumO))) {
// do nothing here instruction set to dest later
}
else {




printf( n %d" .gqueuelisting- > getqnodeinnum(schobject.
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getqueuenumO));






if (inhibitedlist- > inhibited(inhibitedlist,schobject.
getnodenumO)) {
// do nothing now checking to see if current node inhibited
}
else {
tempgnqptr = gnodelisting- > getgnodeinputqslist(schobject.
getnodenumO);
gnodelisting- > incnumqsrec(schobject.getnodenumO);
while (tempgnqptr ! = NULL) {
queuecount++;
if (tempgnqptr- > questionotO) {





tempgnqptr = tempgnqptr- >getnextelement();
};
if (gnodelisting- > areallqsrec(schobject.getnodenumO,
queuecount)) {
gnodelisting- > setnumqsrec(schobject.getnodenumO);
tempiopnum = gnodelisting- > getiopnumber(schobject.
getnodenumO);
if (tempiopnum = 0) {
if (allot) {
replications = gqueuelisting- > getrepnumber(schobject.
getqueuenumO);
for (int i= l;i< - replications^++) {





































while ((tempreadynodelist ! = NULL) && (match = = false)) {
if (tempfreeaplist ! = NULL) {
tempexeclist = executinglist;
while (tempexeclist ! = NULL) {
if (tempexeclist- > getnumberO = =







tempexeclist = tempexeclist- > nextentry;
};
if (alreadyexec) {




if (runcase = = 2) {












executinglist = executinglist- > addtolist(
executinglist, schobject.
getnodenumO);
freeaplist = freeapiist- > subfromlist(rreeaplist,
tempfreeaplist- >
getnumberO);












tempfreeaplist = tempfreeaplist- > nextentry;
}
else {
// do nothing since dependencies are not met
};
}


































while ((tempreadynodelist != NULL) && (match == false)) {
if (tempfreeaplist ! = NULL) {
tempexeclist = executinglist;
while (tempexeclist ! = NULL) {
if (tempexeclist- > getnumberO = =







tempexeclist = tempexeclist- > nextentry;
};
if (alreadyexec) {
//do nothing since an instance of this node is already exec
}
else {
if (runcase = = 2) {














executinglist = executinglist- > addtolist(
executinglist,schobject.
getnodenumO);
freeaplist = freeaphst- > subfromlist(freeaplist,
tempfreeaplist- >
getnumberO);












tempfreeaplist = tempfreeaplist- > nextentry;
}
else {
// do nothing since dependencies are not met
};
}







executinglist = executinglist- > addtolist(executinglist,
schobject.getnodenumO)
;
























APPENDIX G: ARITHMETIC PROCESSOR CODE
// Description : For each ap perform the following
// if the ap is currently transferring information do nothing
// otherwise perform the following
// check to see if the breakdown is complete and forward on info
// check to see if the execution is complete and forward on to bd
// check to see if setup is complete and forward on to execution
// adjust breakdown and setup status
// if control unit is not processing setup and breakdown then
// get the next instruction and process it
// go to next ap
// Called by : Main
// Calls : xferinprogress - to determine if currently xfering data
// isprocessing - to determine if currently processing
// finishtime - to determine if completed processing
// setprocessing - to update the processing status
// placeinqueue - to place in cbus or dtn queue
// placeinbreakdown - to place in breakdown queue
// destroynode - to delete the current node
// getexecnode - to get the next node to execute
// getnodenum - to get the node number of this node
// updatebusytill - to update the busytill time
// sendrfls - to send the rfls to the scheduler
// getnextinst - to fetch the next instruction for cu
void approcessors :: processap(approcessors. *listofaps,boolean bkdnpriority,
schprocessor *tempsched,int nodeinststart,
int nodeinstfinish) {
approcessors *templistofaps = listofaps;
int numnode;
while (templistofaps ! = NULL) {
if ((templistofaps->apsetup.xferinprogressO)
j |




if ((templistofaps- > numbdnodes = = 0) &&
(templistofaps- > apbreakdownstatus)) {
templistofaps- > apbreakdownstatus = false; // NEXT LINE NEW
tempsched- > updateexeclist(templistofaps- > apbdholdnodenum);
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if ((templistofaps- > apbreakdown.isprocessingO) &&
(templistofaps- > apbreakdown. finishtimeO) &&
(templistofaps- > apbreakdownstatus == false)) {
templistofaps- > apbreakdownstatus = true;
templistofaps-> apbdholdnodenum = templistofaps- > apbreakdown.
getnodenumO;
templistofaps- > apbreakdown. setprocessing(false);
templistofaps-> apbreakdown.placeinqueueO;
};
if (templistofaps- > apexecuting.isprocessLigO == false) {
(templistofaps- > aunotbusytime)+ +
;
};
if ((templistofaps- >apexecuting.isprocessingO) &&
(templistofaps- > apexecuting. finishtimeO)) {
if ((templistofaps-> apbreakdownstatus) jj
(templistofaps- > apbreakdown.isprocessingO)) {
(templistofaps- > aunotbusytime)+ +
;
};
if ((templistofaps- > apbreakdownstatus = = false) &&
(templistofaps- > apbreakdown.isprocessingO == false)) {
templistofaps- > apexecuting. setprocessing(false);




if ((templistofaps- > apsetup.isprocessingO) &&
(templistofaps- > apsetup. finishtimeO)) {
if (templistofaps- > apsetupstatus = = notstarted) {
templistofaps- > apsetupstatus = inprogress;
templistofaps- > apsetup.setprocessing(false);
templistofaps- > apsetup. placeinqueueO;
}
else {
if (templistofaps- > apsetupstatus = = inprogress) {
templistofaps- > apsetup. setprocessing(false);
templistofaps- > apsetup. destroynode();
}
else //setupstatus complete
if (templistofaps- > apexecuting. isprocessingO == false) {
templistofaps- > apsetupstatus = notstarted;
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templistofaps- > apsetup.setprocessing(false);




numnode = templistofaps- >apexecuting.getnodenum();







if ((templistofaps- >apsetup.isprocessingO == false) &&
(templistofaps- >apbreakdown.isprocessingO == false)) {
templistofaps- > getnextinst(bkdnpriority);
if ((templistofaps- > numsunodes = 0) &&
(templistofaps- > apsetupstatus === inprogress)) {




templistofaps = templistofaps- > nextapproc;
};
};
Description : Determine the current instruction
if it is ais then do the following
determine the node number
get the input qs list that goes with that node number
for every entry in that list do the following
establish a new rq instruction
update the busytill time
if it is aq then do the following
if it is the last one that we are waiting on then prepare
it for destruction
update the busytill time
if it is dest then do the following
determine the nodenumber
get the list of output qs associated with that node
for every entry in that list do the following
generate a wq instruction
get the list of input qs associated with that node
for every entry in that list do the following
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generate a cq instruction
update the busytill time
Calls : getcurrinst - to get the currentnodes instruction
getgnodenum - to get the currentnodes id number
getgnodeinputqslist - to get the pointer to the nodes inputqs
getgnodeoutputqslist- to get the pointer to the nodes outputqs
getaissize - to get the ais size in words
setfields - to set the new instructions fields
getnextelement - to get the next queue information
updatebusytill - to update the objects busytill time
setinst - to only change the instruction name








switch (tempnodeptr- > getcurrinstO) {
case ais:
{
gnodenum = tempnodeptr- >getgnodenum();
holdnwis = gnodelisting- > getaissize(gnodenum);
gnqptr = gnodelisting- >getgnodeinputqslist(gnodenum);
tempgnqptr = gnqptr;
while (tempgnqptr ! = NULL) {
numrequired+ +
;
tempnodeptr- > setfields(rq,gnodenum,tempgnqptr- > getgqueueid(),gm,
tempgnqptr- > getgmid(),ap,objectid);
tempgnqptr = tempgnqptr- >getnextelement();
if (tempgnqptr ! = NULL) {
if (tempnodeptr- > nextnode = — NULL) {
if (! (tempnodeptr- >nextnode = new objectnode)) {
fprintf(stden\" Insufficient memory for objectnode\n");
exit(l);
};
tempnodeptr- > nextnode- > nextnode = NULL;
};





















case dest: //only here if instruction done executing coming from breakdn
{
count =0;
gnodenum = tempnodeptr- >getgnodenum();
gnqptr = gnodelisting->getgnodeoutputqslist(gnodenum);
tempgnqptr = gnodehsting->getgnodeinputqslist(gnodenum);
while (gnqptr ! = NULL) {
count+ + ;
tempnodeptr- > setfields(wq,gnodenum,gnqptr- > getgqueueid(),gm,
gnqptr- > getgmid(),ap,objectid);
gnqptr = gnqptr- >getnextelement();
if (gnqptr ! = NULL) {
if (tempnodeptr- > nextnode = = NULL) {
if (! (tempnodeptr- >nextnode = new objectnode)) {
fprintf(stderr,"Insufficient memory for objectnode\n");
exit(l);
};
tempnodeptr- > nextnode- > nextnode = NULL;
};
};
if (tempnodeptr- > nextnode = = NULL) {
if (! (tempnodeptr- > nextnode = new objectnode)) {




tempnodeptr = tempnodeptr- > nextnode;
};
while (tempgnqptr ! = NULL) {
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count+ + ;
tempnodeptr- > setfields(cq,gnodenum,tempgnqptr- > getgqueueid(),gm,
tempgnqptr- > getgmidO,ap,objectid);
tempgnqptr = tempgnqptr- >getnextelementO;
if (tempgnqptr ! = NULL) {
if (tempnodeptr- > nextnode = = NULL) {
if (! (tempnodeptr- >nextnode = new objectnode)) {

















APPENDIX H: INTER-COMMUNICATION CODE
// Description : If waiting on a transfer to complete then check to see if
// that transfer is complete, otherwise commence xfer. If not
// waiting on xfer to complete then check to see if currently
// processing a xfer and if it is complete then complete xfer.
// if not processing a transfer, then get the next instruction
// and process.
// Calls : checklocsxfering - to check locations xfering
// commencxfer - to begin the transfer
// completexfer - to complete the transfer
// isprocessing - to check the processing status
// finishtime - to check if time complete
// getnextinstandprocess- to get the next inst and process it
void xferproc :: processbus(schprocessor *scheduler,ioprocessors *ioplist,
approcessors *aplist,gmprocessors *gmlist) {
if (waitingonxferatlocs) {




























APPENDIX I: RESULT GENERATION CODE
// Description : The code included in this appendix represents the code added to the
simulator
// : to keep track of desired output data,
void gnode :: calcnodeinsttime(int nodenumber,int nodeinststart,
int nodeinstfinish) {
gnode *tempgnodeptr = gnodelisting;
while ((tempgnodeptr- > nodeid ! = nodenumber) && (tempgnodeptr ! = NULL)) {
tempgnodeptr = tempgnodeptr- > nextgnode;
};
if (tempgnodeptr = = NULL) {
cerr < < "\nERROR CALCULATING NODE INSTANCE HMEln";
}
else {










if ((tempgnodeptr- > lastinstoffrl > = nodeinststart) &&
(tempgnodeptr- > lastinstoffrl < = nodeinstfinish)) {
tempgnodeptr- > timenodeinstonrl[tempgnodeptr- > lastinstoffrl -








void gnode :: calcallnodeinstavgtime(int nodeinststart, int nodeinstfinish) {
gnode *tempgnodeptr = gnodelisting;
while (tempgnodeptr ! = NULL) {
printf("\nNode ID: ");
printf(" %d" .tempgnodeptr- > nodeid);
if (tempgnodeptr- > iopidassigned ! = 0) {





// NOTE ARRAY IS ASSUMED TO BE IN BOUNDS
for (int count= nodeinststart;count < nodeinstfinish;count+ +) {
tempgnodeptr- > avgtimeonrl = tempgnodeptr- > timenodeinstonrl[count-
nodeinststart] + tempgnodeptr- > avgtimeonrl;
tempgnodeptr- > avgtimeatap = tempgnodeptr- > timenodeinstatap[count-
nodeinststart] + tempgnodeptr- > avgtimeatap;
printf("Instance: ");
printf("%d",count);
printf(" Time on rl: ");
printf("%ld",tempgnodeptr- > timenodeinstonrl[count - nodeinststart]);
printf(" Time between SIS and BD Completion: ");
printf(" %ld" ,tempgnodeptr- > timenodeinstatap[count - nodeinststart]);
printf("\n");
};
tempgnodeptr- > avgtimeonrl = tempgnodeptr- > avgtimeonrl / (nodeinstfinish
- nodeinststart);
tempgnodeptr- > avgtimeatap = tempgnodeptr- > avgtimeatap / (nodeinstfinish
- nodeinststart);
printf("Average time on rl: ");
printf(" % Id" ,tempgnodeptr- > avgtimeonrl);
printf(" Average time between SIS and BD Completion: ");




tempgnodeptr = tempgnodeptr- > nextgnode;
};
};
void gqueue :: calcqueuetimes(int nodeinststart,int nodeinstfinish) {
gqueue *tempgqueueptr = gqueuelisting;
while (tempgqueueptr ! = NULL) {
printf("\nQueue ID: ");
printf(" %d" , tempgqueueptr- > gqueueid);
if (tempgqueueptr- > nodein == -1) {
printf(" is an external input queue\n");
}
else {
if (tempgqueueptr- > nodeout ==
-1) {





// NOTE ARRAY IS ASSUMED TO BE IN BOUNDS
for (int count=nodeinststart;count<nodeinstfinish;count++) {
printf("Instance: ");
printf("%d",count);






tempgqueueptr = tempgqueueptr- > nextelement;
}r
};
void gnode :: settimearratap(int nodenumber,int nodeinststart,
int nodeinstfinish) {
gnode *tempgnodeptr « gnodelisting;
while ((tempgnodeptr- > nodeid ! = nodenumber) && (tempgnodeptr ! = NULL)) {
tempgnodeptr = tempgnodeptr- > nextgnode;
};
if (tempgnodeptr = = NULL) {
cerr < < "\nERROR SETTING ARRIVAL TIME AT AP\n";
}
else {
if ((tempgnodeptr- > lastinstoffrl > = nodeinststart) &&
(tempgnodeptr- > lastinstoffrl < = nodeinstfinish)) {





void approcessors :: calcaunotbusytime(approcessors *tempaplist) {
while (tempaplist ! = NULL) {
printf("\nAP Number: ");
printfC* %d" ,tempaplist- > apsetup.getobjectid());
printfC Time AP AU NOT Busy: ");
printf(" % Id".tempaplist- > aunotbusytime);
printf(-\n");
tempaplist = tempaplist- > nextapproc;
};
};




void ptrtoptrtoaq :: setcompbdtime(int loctoset) {
ptrtoaq- > setcompbdtimefloctoset);
};
void gqueue : : calccompbdrltime(int loctocalc) {
timebtwnbdrlfloctocalc] = clock - timecompbd[loctocalc];
};
void ptrtoptrtoaq :: calccompbdrltime(int loctocalc) {
ptrtoaq- > calccompbdrltime(loctocalc);
};




while ((tempgnodeptr- > nodeid ! = nodenumber) && (tempgnodeptr ! = NULL)) {
tempgnodeptr tempgnodeptr- > nextgnode;
};
if (tempgnodeptr = = NULL) {




tempptrtoptr = tempgnodeptr- > ptrtoinqlist;
if ((((tempgnodeptr- > lastinstoffrl) - 1) > = nodeinststart) &&
(((tempgnodeptr- > lastinstoffrl) - 1) < nodeinstflnish)) {
while (tempptrtoptr != NULL) { //-l
tempptrtoptr- > calccompbdrltime((tempgnodeptr- > lastinstoffrl) -
nodeinststart);





void gnode :: calctimeinstatap(int nodenumber,int nodeinststart,
int nodeinstfinish) {
gnode *tempgnodeptr = gnodelisting;
ptrtoptrtoaq *tempptrtoptr;
while ((tempgnodeptr- > nodeid ! = nodenumber) && (tempgnodeptr ! = NULL)) {
tempgnodeptr = tempgnodeptr- > nextgnode;
};
if (tempgnodeptr = = NULL) {




if ((((tempgnodeptr- > lastinstoffrl) - 1) > = nodeinststart) &&
(((tempgnodeptr- > lastinstoffrl) - 1) < = nodeinstfinish)) {
// NEXT FOUR LINES ARE NEW EXPERIMENTAL AS OF 8/28/91
tempptrtoptr = tempgnodeptr- > ptrtooutqlist; // ??INQLIST OR OUTQLIST
while (tempptrtoptr ! = NULL) {
tempptrtoptr- >setcompbdtime((tempgnodeptr-> lastinstoffrl) - 1 -
nodeinststart);
tempptrtoptr = tempptrtoptr- >getnextelement();
};
tempgnodeptr- > timenodeinstatap[(tempgnodeptr- > lastinstoffrl - 1) -
nodeinststart] = clock - tempgnodeptr- >
timeinstarratap[(tempgnodeptr- >
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